????

Your IP : 52.14.80.90


Current Path : /sbin/
Upload File :
Current File : //sbin/ethtool

ELF>@@ؕ@8@@@@@@@@@@ cc` ((c(c@@DDPtdnnCnCQtd/lib64/ld-linux-x86-64.so.2GNUGNUZnX~"}>_6- -.)fUa9E- {d.!B<T`YS3~
<mLJ]t3cc&c__gmon_start__libc.so.6socket__printf_chkexit_IO_putcfopenstrncmpinet_aton__strdupperror__isoc99_sscanfinet_ntop__stack_chk_failreallocabortstdinstrtollinet_ptonstrtolcallocstrlenmemset__errno_location__fprintf_chkstdoutfputcfputsmemcpyfclosemalloc__ctype_b_locstderrioctl__fxstatstrtoullfilenofwritefreadstrchr__strcpy_chk__sprintf_chkuname__strcat_chkstrcmpstrerror__libc_start_mainfreeGLIBC_2.4GLIBC_2.3GLIBC_2.7GLIBC_2.3.4GLIBC_2.2.5ii
ii
ii
ti	ui	cc.c/c-ؑcccccccc	c
 c(c0c
8c@cHcPcXc`chcpcxccccccccccȒc Вc!ؒc"c#c$c%c&c'c(c)c* c+(c,HuH5#%#@%#h%z#h%r#h%j#h%b#h%Z#h%R#h%J#hp%B#h`%:#h	P%2#h
@%*#h0%"#h %#h
%#h%
#h%#h%#h%#h%#h%#h%ڂ#h%҂#h%ʂ#hp%‚#h`%#hP%#h@%#h0%#h %#h%#h%#h%#h %z#h!%r#h"%j#h#%b#h$%Z#h%%R#h&%J#h'p%B#h(`%:#h)P%2#h*@1I^HHPTIAH AHǰE@HH#HtHÐUHSH=#uKcH#HcHHH9s$fDHHm#cH_#H9rK#H[fff.H=X~#UHtHt cÐHH=#A11Hffff.AUIATAUSHt\H1DAEH0A9v:HCxHS;uHH=v#1%AH0A9wǐH[]A\A]DAWAAVIAUATUSHHt$DhH= #AALADN>A1EE1A)1A1JH(AH=ځ#VA1Au1HtjEt0AҺDH$AtօtH=#UC1-H=v#AADQA1oEH=@#1UCEtH[]A\A]A^A_H=#1LgA @H=#A1HL$H=ǀ#1Af@ucAH=#H[]A\A]A^A_1;H=#ZA1 $H=d#A1{AH=@#1}A@uH=##UC1:H=#A1UĘAASӺحAHDODGwH=#EILEEILEHD1Ot<ڸ! tUAAH=#ĘAAAHE1H=X#UC1H1[]fD@t u
 ufD1AĘAfD0|fAV1AAUAպȘAATIUHS1ؘALwE~R1*fDM1ALHIA9~$uB3AL1'D[]L纷UCA\A]A^1@AUA1ATUSHH=3~#H='~#1(AH-HAAAAADH
}#ADSH=}#MLH	AEME1YH{HtH5}#DHkH(HuH1[]A\A]f.HAHָ@@8	Hֿ A@@8DRA9u0B:Du$B:9uB:.ufD)AHtHֿ.A@@8twHֿ4A@@8tZHֿ9A@@8t=ĀA9u9B:u-B:u!B:ufDBAHtڹHֿGA@@8tHֿMA(@HDAIIBL	B3L
DHHH
DIEr;AtAHDAADHH}AĘALD1PDIErDQIAAD1DsDASAAdAALEDfDDAWAU1ATE1UHSHHNHxAu1DU1AAt^AHD9v>EAuD⾢A1ApU1AHXD9wH[]A\A]H5Iz#
HA[]A\A]1fSHH\$D$dH%(H$1Ht!H$dH3%(uEHĠ[HL$HT$HLD$A{~T$D$D$f.AWAVAUAAATU1SHIH(Ht$H$6D$fAD$sEuEuD$A;EAUH<$Ht$H4$3CIUAĘAVAHEA1H;t}HcE11HHHT$fDAIcH;sTHH9lXuA|$EAAHEH$HT$Ht8EAIcH;rII(H;tZ@01HcH;sAHHHDXXEyx8tHt8H$HT$AAHcH;rH([]A\A]A^A_DAUE1HL$HT$EAHAH$HL$~@HH=mw#A1:f.UHASH8H\$HCHKLKLCHHD$HCH$1u"HSDHEHH9uH8[]jf.II1LHMA@
Ap IPMP(DHw HWF1)fSHH0w8H$DHH=\v#A1H=Dv#1A\$/L$H=v#3A1H=u#1AD$L$H=u#(A1sT$A=A[T$AKACT$AZA+1H0[ΙAFH0[H=Qu#2A1xH=1u#
A1T$tHH=u#A1H=t#A11H0[H=t#A1h.fffff.H\$Hl$؉Ld$Ll$ALt$L|$H(dH%(H$1HHI$7HD$HD$E1H|$tHIIt<EXDhEt!Et1fу A9ADwH$dH3%(LH$H$L$L$L$L$ H(8_tQE1fDl$DH,f.HH:LE1PMtHt$ HD$ SuFl, DH$@AW1ҹAVAUATUSHH!HHD$0
81HHHD$8HPH(1HHSHD$0D$$HHD$(1HD$$AAE1HHL0HHD$(HqHt$H0HqHHH|$HOHHHOH@HGHDPH\$@HD$I/Ld$Hf.A:$u|tfIHE<*uH.LI#I9wPL)Iԃ_HD$8HD$8HH[]A\A]A^A_HD$HL$DpAAAtHt$I(HD$~BD$$HcD$$H;H|$0}됋hHk$H8_ff.AWAVAUATUSHHDO8EXHH$@ HH$'H1ǚA`DEEtULu1AAAAĘADD$LVAIE1҃I9]w1H[]A\A]A^A_ÐAH[]A\A]A^A_fH=o#A1xE @H=o#ARH[]A\A]A^A_ÿvAdjDSHH@DW8EHH=Qo#ޚA1Ht$HD$<{tAH@[fDD$ DL$0ADD$L$H=n#$1D$0DL$,pADD$(L$$H=n#$1^H=n#UC1FH@[	fLd$H\$IHl$Ll$H8G8)11HL$?c@tNDL$DD$AL$H=n#1E1DH\$Hl$ Ld$(Ll$0H8ft$H.HH*@D$HLC)AHHI	SH{HE1"SH9tH=[m#(A1ALu;H1fDHG@AH0uxHh@D38HIEAH=l#1AfDAAAA`fDAAh~8HI-As@ATUSH(_H @ HHAxm1|AD]Et/1ېHcÃALҿ1:9]wԾUC1H;[]DA\^AH[]DA\fDH\$Hl$HLd$Ll$HdH%(H$1G8PHW@AH*HHv\H=5k#A1cH$dH3%(H$H$L$L$HLl$HD$3I}1ALAEH߉D$yAD$wD$ofDHz11;A&fDAUATUHSHLd$0H$HD$dH%(H$1LHD$D$0-^HH$FDT$D$Ht5HHqFD$HHCD$CLkSLHLDc1қAhCAEOd%1'DAA1-C9v)9u׉uBA1C9wHu1H$dH3%(cH[]A\A]fD8_ذAfAC5@@AfHq@AFY@A.AHt$ HD$ 8D$$wxVD$$H<"HHtm8D$$HHCBx5SHKLHHD1HAAHxAs@ATUSHH0W8HH=`g#hA1HH$A:H=.g#A1 A1AfDHt5DD$tHMH=f#1AH|uH=f#1A_L$H=f#A1;H=f#1A#D$H=`f#UC1`A1ADD$HuH=f#1ADd$EH=e#A1A1AHt5DD$tHMH=e#1AHDu1H0[]A\@H=ye#A1HMH=Ue#A1H=1e#UC14H=e#A1pAZbfHl$H\$HLd$Ll$Lt$H(O81ɺHH0DhEuGH=d#A1'H^H$Hl$Ld$Ll$Lt$ H(DB4HHIDhHH_x{H=d#XA1M1fDML$H=c# iALD1IcA9wHL1-;AfHLa@A>`@H=Ac#&A1H_H\$Hl$HLd$Ll$Lt$L|$H88+1H2HIf@H4HIAT$Hx1HAAD$AF1AFLHE~H=Nb#A1CAAHE1AFAt$RH=b#UC1LbLZDH\$Hl$Ld$Ll$ Lt$(L|$0H8@HG@zAHH18AHAH@AAJ0aAAJLL9H=a#МAAXAHE1AFw0AAIL8H=`#1՜AXA\$Ml$L1ېDEH=`#L1AHI A9\$wHDH(DG8Eu:Ht$D$	x
H(AD$D$H(@SH DG8dH%(H$1EH\$PD$PH$$AD$AID$D$HDžHD$ LE…HHEELD$HHEEH|$@HEEH=I_#HELCHt$8HD$(HCdHL$0A  AHD$ HCDD$ HD$HC$H$11H$dH3%(u H [fDAG5DAWAVIAUIATUSH(H>HHHHHHHD$1AL|$fDH(HtKAAtLL$D$y$urDL$E1EtH(	UHuDLLD$%=D$E1%	EI>uHEHD$H([]A\A]A^A_HAH=]#`A1A4@IHuLE:HHEtA9A&kHHD$dff.USHHDW8E%HHtEHH=\#0A1HH'Ht2H1HE1H[]@AH[]fH=\#BA:fffff.SHH@D_8EHH=Q\#]A1Ht$HD${tLXAH@[fDD$ DL$гADD$L$H=[#$1D$0DL$,ADD$(L$$H=[#$1^H=[#UC1FH@[	fSHH8HH=`[#vA1H$HDŽ$:$$ĘAAIH=[#LEҺAHD1$xA$$D$x$D$p$D$h$D$`$D$X$D$P$D$H$D$@$D$8$D$0$D$($D$ $D$$D$$D$$$D$1D$$H=Z#H[@RصAH[QUSHHHDO8EHH=Y#Hl$0A1JHHD$0uSDD$4EuH11}HH1[]@HH$t:ƝA HH[]@AHHL[]f.T$ t$HHH1[]rfHCZ#H@Z#t^@Pcuc@tuH@tmH@tbH@taH@ tgH@tsPc@Y#dPc@Y#pQct@AVAUATUSHH`D_8dH%(HD$X1EHH=X#A1HH$G/8_At
ƝALd$@HD$@L
8_t
(AHl$0HD$0H98_t
AMHHD$0
t\8_t
֟A 1EtH=2W#A1KHT$XdH3%(H`[]A\A]A^@DT$4H=V#AAŸAEHE1zl$H=V#AV@e9
H=ZV#A11ɉA AT$*A1HT$ H=V#1MAL$D$	\TKH=U#`A1kH=U#1hASD$FH=U#rA1.H=wU#1AD$<y3<FH==U#A1O|$DE1$H=
U#HVA1|$HH=T#HmA1D$D@)H=T#{A1Il$
IYDD$LA@DE&AHH=T#1A"L9uH=fT#UC1E1DL$4H==T#HAA`AADt$4AfI@At7IEl$EtI$1AAE!I@A3GBuEucH=S#UC1E1`>H=S#A1@*H=S#VA1 D񾣟A1Df<H=AS#Ⱥ~A1<*<<H=R#Ⱥ~A1L$H=R#ܞA1kH=R#1ASD$H=R#A1.|$H=rR#ĘAAAHD1E1|$pH=>R#1"AD$<<9At=D$<d<?H=Q#FA1|$VUCH=Q#1E1tH=Q#xA1P5A1H9m@H=yQ#A1H=YQ#A1H=9Q#A1H=Q#A1~H=P#A1RH=P#A1xH=P#A1X<t$H=P#VA14H=qP#A1H=TP#՞A1fH=7P#A1IH=P#ϞA1,H=O#A1H=O#A1xH=O#A1[H=O#ĘA1>H=O#NA1!H=eO#+A1zDAWAVAUATUSHhdH%(HD$X1|$H-LvHLnAAD$EE1ts<|ti1
D<|HDuE1HHLtFEHluI/D$I(HuA}-<@fDA|1A|uHcD$Il$HHDAHAEuRHl$D$T$Lt$PHT$HHT$XdH3%(Hh[]A\A]A^A_DA|%M.MLl$QLDH?Hl$LHD$ H}HGHGHGHG [1ҾjD$xIl$2A*F0LnrfHl$Ld$HH\$H(HIt(=Ht$1HLuuH9v
eDHT$:uH\$Hl$Ld$ H(fH\$Hl$HLd$HdH%(H$1G8H$-L$H=^L#!A1H01H$dH3%(H$H$L$HDHW@
AHHt`AH;FfD
AH~/iH=K#xA1<LHzAtHH$)D$AHl$IIH=*K#жA1 c%LHHH@@@@\@ 9@@@H=J# cA1EUHzRH߉8-3H=_J#PA1EB$`ADH=9J#A1H=J#A1H=I#A1H=I#A1H=I#A1dnH=I#dA1GQH=I#OA1*4H=nI#;A1
H=QI#'A1xAA, c1W,۠A c5,A c,A c,(A c,A c,A c,A cDATUSHH@dH%(H$81G8t~Ho@HU8A
HBAHH}H߉ 1H$8dH3%(H@[]A\Ho@
AHUHmH}
t"HME1DdHC@H$C8HH,x҃$0HHm A4fD AH=F#1fD$AfDDHIHt$Ht$HD$*D$AW1@΀f.@p `H$(HHH9$L$I|$;H$($I$$H$$H$H$H$H$H$H$H$H$H$H$H$H$H$$$H$H$$H$H$,H$H$4H$H$<H$H$DH$H$LH$H$T$$\ID$TDHH9uHH߁$$%PD$ELHDŽ$5sj8_طA
1t$u$ f$($ff$l$ff$n$fuO$$H H	Ћ$H$p$ H H	H$x$<$ .$ȉHЉH$pH$xff.SHH8uOHG@H8HH$>D$+1xH[DIA螾H[.fffff.AWAVAUATIUHSHHDD$t6DEt1@1҉T9w1H[]A\A]A^A_@HDD$EIE1E1I>AIAD9l$wED9ruE1D$A{A1A9D$r*ADI<{AƋ1AA;D$v׋D$D$Dl;D$wpAH=hA#1H[]A\A]A^A_1HAfHl$Ld$HLl$H\$H8HIAtV5Ht$HDL茼DEu0H9|+HT$:u!H=H\$Hl$ Ld$(Ll$0H8/ffffff.SHH 8Yt@1Ht$HD$D$x	H [aAD$:D$H [HG@H1H8@AWAVAUATUSHH8HD$0HD$8HD$@W8dH%(H$(1E11E1HD$D$AuA9L{@LIH[Hƿ{AM9ʉv8$L$L$H0$A9vIDFuEH9IHL$qD\$ED$H|$D$+Ht$`HD$`-FHt$0HD$0F)MxDl$<E@AH=>#1RH$(dH3%(H8[]A\A]A^A_@HƿAgEM4MWE1I<S8D$^|$ATA߹XDHIHD$ xAu1t$,HL$XHT$\1AL艷|$XT$\AAF<:lA9t8H=p=#EعA1LʷHD$ |$+u
E1|$tDl$8AED$<ItwHHGD$8LuT$HL$H}ELED$<E;¸u0H|$ UHt$ K<.胷HHpH|$ tH|$ D$D$HD$D$IA>9l$,H=J<#ME躰A1a8_t1A{H=	<#A1谵MuHt$PHD$P8D$T)D$TH<еHH9D$THuHL$T$H}EEHHH۵1A:A&E}A|xAkHA޶Wo*AHH1fffff.AWAVAUATAUHSHH8G8Lw@D$ID$E1L|$ HD$@AE9IcHt$H@HHH:HT$蒵HT$uɃz
EtHB(HtDl$AD9l$~=zw7B$`AIcHr
NI9
=9QKIcHrI<kAD9l$Dl$IcE1IHD$-HB(J 	IcI5N9p@:5qNp@:5aNHBR 	IcHRI<HT$|HT$HgIcHRLI<HT$ǴHT$*D$ 7IcHRI<HT$HT$ffIcHRHI<HT$xHT$HIcHRI<HT$QHT$IcHRI<HT$+HT$fIcHRI<HT$HT$pIcHJ1I<HHL$HL$FH8[]A\A]A^A_H:
LH:
L;9P:;P:q;@:b;P:K;P:<;@:-;DAT1IUSHHH$DŽ$HH$DŽ$DŽ$DŽ$DŽ$HD$HCAT$8DŽ$H$AHD$H$D$HD$0AD$8HD$@HCHD$`AD$hHDŽ$ȩAHD$HH$DŽ$HD$pHCHD$xH$H$HCH$H$HLOHLDŽ$DIueH$H$u1H[]A\HLDŽ$EtѿA|DΙAfH[]A\UH1SHH|$HT$H$DŽ$DŽ$HH$HDŽ$DŽ$DŽ$HD$ H$HD$ҡAD$HD$@١AHD$PH$D$HHD$pAD$xH$H$HDŽ$ADŽ$H$D$EtD$EH$HDŽ$B蚽$"$$9HiHHMC$HHC$C(P$KtJCHsDŽ$H=3#蚴H1H[]fD)Ɖ$WS;$u$Hsu$HHt$#$Ht$tKSr$$SH
2#H{萮A(A1跬H[]A膮@XAn@AVHެ@DŽ$UHSH(D$D$能HHi@< 0WHQDSEtYLKLD$H|$1ɺAH4vAEHOH40LAF
ALFDV DSH~(A9wHt$DHHHH$'跺uCD$HH$(#D$D$D$菺1t&A
H([]ÐAH([]f.H=0#A1蘪C  H=0#AjH([]ÿvA脬댿AsxfAT1UHSHH|$H$Ld$H$DŽ$DŽ$HH$LHDŽ$DŽ$HD$ HCHD$'AD$HD$@3AHD$(H$D$HHD$p6AD$xHD$PHCHDŽ$<ADŽ$DŽ$HD$XH$H$HCH$H$H$HC H$HHDŽ$<薸H$LYD$Et<HHDŽ$=V1tthAԪH[]A\H=.#A1x$D$0AD$$H=.#$1?H[]A\fDغANH[]A\ffff.UHSHdH%(H$1HH$HHH$HDŽ$DŽ$DŽ$HD$H$DŽ$Ƅ$DŽ$HD$@H$H$EAD$HD$0ҡAHD$pH$D$8HD$`١AD$hH$H$HDŽ$KADŽ$H$H$HDŽ$w$$$$$9v)Ɖ$H'HH$P$D$C$EۉC$CuH
h,#H{ҾxCHH誵H踦H$dH3%(Hĸ[]DDŽ$$@AJѧ$@AK詧|@QAW葧\ATUHSHdH%(H$x1H|$HT$H$L$DŽ$DŽ$HH$HDŽ$DŽ$HD$ҡAHD$ H$D$HD$@١AD$HHD$PH$HD$pAD$xH$
LHDŽ$L$T$l$9HӥHH7$HHC$C蒳$CID$AHI7:$7:P7:Pp7:PHLD)։$%hAvHJH$xdH3%(HĀ[]A\fDA6J$l$AKKSHsH=)#1H߉D$dD$bSH
(#H{耤1@HLfDHl$Ld$IH\$Ll$Lt$L|$HHdH%(H$1H$H$H$<H$@DŽ$<DŽ$8HH$8LDŽ$4HDŽ$(HDŽ$AH$H$4DŽ$HDŽ$ADŽ$H$H$(HDŽ$ADŽ$	H$HLDŽ$@۰S$H΢HH$HLC藰$8L$(D$4MItoAL+HIHWHƿeHt$0HH蟢Ht$0HxLIĉpLEuOAAE1L}DAIAt-I} LquMcLHIAAtAT$H=I&#It$1=H襠1AHH$dH3%(H$H$ L$(L$0L$8L$@HHfA覡IA莡HJ{@sH
%#H{0>覠8@H=\%#IL񺩢A1H=>%#A1H蝟K^fffff.AWAVAUATUSH8H|$D$,D$(D$$HHzH11HH0HI}L|$$IE1A$AI$AHT$(MLI(I0萭IuHHtb1fE11ADL@DDHHTIAH|8O@HBHH+HIcHH9rH|$Ht$,L(LP|$,TH|$HHIHAAE1AEEDD$$HHD#D$(11DHcH9seHD9dXuƉEADIIOAItAIu|	E|	L1HcH9rftIMH="#A1萜AI(A.H|$HsH|$HHIiAE1D$$L9AE1!D$(DD$,9AIIMtA1AHcHHAtA|D9EE!D9EEʃD9uDD$,1Et-t$,A1LLHu1H8[]A\A]A^A_@HHH<ۛHH;HH}1HHHEH;1fH=y!#բA1H81[]A\A]A^A_H=H!#XAD:A&L$$AAE1L|$DAI(At=A$tAT$tD$1T$(H|$LD$L$$D$&AыT$(H|$Ht$%!ȁ 	ЉD$Ʃ8AD\gA0SA?IcH=  #AHk(HA1輙fAT1UHSHHH$H$HH$HHDŽ$DŽ$HD$HCDŽ$DŽ$DŽ$HD$H$H$'AD$HD$0
AHD$@HCD$8HD$`AD$hHD$HH$HDŽ$3ADŽ$DŽ$HD$pHCHD$xH$H$HC H$HHDŽ$t%XA蛚LH[]A\f.H$H軛D$Eu.H=o#A1HP[]A\DHHDŽ$芧1xAQdf.AT1UHSHHH$ DŽ$HH$DŽ$DŽ$DŽ$DŽ$H$HD$HC(DŽ$DŽ$DŽ$HHD$H$DŽ$DŽ$DŽ$DŽ$DŽ$HDŽ$DŽ$DŽ$DŽ$DŽ$DŽ$DŽ$DŽ$DŽ$DŽ$H$AD$HD$0*AD$8HD$@HC,HD$`6AD$hHDŽ$FAHD$HH$DŽ$HDŽ$XADŽ$HD$pHCXHDŽ$eADŽ$HDŽ$ sAHD$xH$DŽ$(HDŽ$P|ADŽ$XH$HC$HDŽ$ADŽ$HDŽ$AH$H$DŽ$H$HC0H$H$H$HCDH$H$H$0HCH$8H$H$`HCH$hH$H$HCH$H$H$HCH$H$HDŽ$ADŽ$HDŽ$AH$HCDŽ$HDŽ$@ADŽ$HH$H$HDŽ$pADŽ$xHDŽ$ϣAH$ HCDŽ$HDŽ$ܣADŽ$H$(H$HDŽ$ADŽ$HDŽ$0AH$PHCDŽ$8HDŽ$`AH$XH$H$HC H$H$H$HC4H$H$H$HC8H$H$H$HC<H$H$H$@HC@H$HH$DŽ$hHDŽ$ADŽ$H$pHCHHDŽ$"ADŽ$HDŽ$0AH$xH$DŽ$DŽ$H$HCLH$H$H$HCPH$H$H$HCTH$HHDŽ$ ͡t!صAOLH[]A\fDH$HsD$Eu.H='#мA1ΑHP[]A\DHHDŽ$ B1tAQlfDAT1UHSHHH$H$HH$HHDŽ$DŽ$HD$HCDŽ$DŽ$H$?AHD$H$D$HD$0'AD$8HD$@HCHD$`3AD$hDŽ$HD$HH$HD$pHCHD$x-HHDŽ$'t#A詒MH[]A\H$H˓D$Eu.H=#(A1&HN[]A\DHHDŽ$蚟1zPAOff.AWAVAUATU1SHL@DŽ$\DŽ$XLd$@DŽ$T_8L$TdH%(H$1L$XH|$hAH`AMLLHI0譞HuԅE1MDAD$<D$$AD$4D$8AD$t$0t$,t$(t$t$ C9h	I|$H
AǃIIE9I$FBHtHƿGAuV9	ID$NAH@E1@8tSAHƹAoHƿeAuW9It$#9V:#V:#D$ fDHƿmA93ID$rAHD$@@8
(9u,H:
(u H:
(uD$f
=9P:,P:@:D$-Hƿ?Ak9SID$
'9u0H:
'u$H:
'uD$(fD
9P:tP:e@:VD$(u!9u=V:!u1V:!u%V:!uD$ -!9u=V:s!u1V:h!u%V:]!uD$ <!9gAD$ DA
H9I|$H5D$eEA֋\$ED|$$ED$\E1H$dH3%(	HĘ[]A\A]A^A_wAHƹu)9'I|$H1D$,}AHƹ9ID$	AHD$0@@8nA	HD$0GF:hF:XF:HD$ H$@H|$DŽ$@H'$TH|$HDŽ$@#$D$X$D{ӥAglH$`H|$DŽ$`H貘Dt$8EtD$<$hDl$4EtZ$$l$$m$$n$$o$$p$$qH|$HDŽ$`ȽA藊|$8tH=#A1HDd$4EcH={#A1"FDH$H|$DD$DŽ$H蓗DD$qAtDfD$f$,AtD$|$ tT$ $|$t$/&D$$/|$(tT$($"|$,tD$,$ |$0tT$0$!A@QAGL$E|$(:$%?`$H|$HDŽ$DD$芖ADD$At"H=
#A1DD$谆DD$AtH=#
A1荆|$ tH=##A1n|$(tH=#7A1O|$,tH=#NA10|$0tH=j#iA1|$!H=G#A1A
D$EAuD$AduD$A:A	eA'uD$oD#:
>H:
/utH:
$uhH:
u\9~IL$D$<1fa<w$AT$D$t$$AHƹum9SI|$H$T$蕓D$$D$4T$A袆H=
#A1DD$PDD$̥AHƹ9T$I|$HT$DHDŽ$\DŽ$TT$$X4Ht$<D$$D$8@Ӄ΃Ƀ 1f뾃빃봿A誅xA蛅DD$$"&H=	#1ADD$6EDD$x H=m	#DˤA1DD$@t3H=H	#ESANAդAHE1DD$قDD$H=	#UC1DD$跂DD$AD$A11ED|$ D|$D|$(D|$0E1D|$,D$$D$4D$<D$8D$PAD$ 5D$<YAD$
HD$EH$\AHT$@DD$)h8Lh@HZDD$AD$8AVPA1AAAUAAATAAUHSH^H H=#cH=#}B1KMH=#A1A+KH=q#0A1KH=V#hA1KH=;#A1ڀH=##UC1€H=#fA1誀H=#B1蒀K-BH=#AyAMALELE1[KH=#MM ALELE1)KLH=l#MM຀AIEME H$LE1KH=)#A1H=#UC1H=#A1H=#B1K LLLLMMIEIEH|$IEH=#IEHt$ME΅HT$MHH$A1K$LLLH=N#MMHEHEHt$HEHT$LEH$LEźA1~H=#UC1~H=#A1~H=#B1h~K,DC(AH=#1I~H=#UC11~H=z#A1~H=b#1B~K0 tqȺAȪA%H=1#M=AAAHD@TAHEHT$MDH$A1}H 1[]A\A]A^fDH=#AAA1j}H 1[]A\A]A^ÐSH=#A13}*Au+tH=e#ZA[1}BA[H=C#1|AWAVAUATUSHHxF%
H=#A1Hn|H=#B1|[AH=#AAHŠAAHEH$AHT$LALD1(A"|?T	H=]#A1{AAALEA؄۸AAH=$#HHA1AA{MDE`AH=#1{]ABAAHE‰ L AHAtL`AH=#HD$H$1A{tdA@AHDAHDAA@LDAAH=+#LDAHt$H$HDȺA1zfAAALDпAHDAHI
A HDAALDAAH|$H=#LDAHt$HDH$A1LT$"zM-A2A%A6AIAA9AATAAkAAAHEAALEAALDALDAȪALD LL$`LD@HT$hLDۄɺALIL|$XHDLt$PHD$(TALl$HIEALd$@A
HD$ L\$8ALT$0NŠAAAA!AAAAALD$AALD HELD$AAHt$<A<$AHDIH="LI1xMAAA9AASAAlA(AAAHALDLDL|$hLDLt$`LDLl$XLD Ld$PLD@L\$HLDÄLT$@HILD$8HDH|$0HDH=l"HDApAHD$AHt$(HD HD$AHT$ HD@HAHD$(AAPAHDfAALIH$LD1AAw} AA?M$AAAABAAAALDHDLT$HD H|$HD@H="LDfHt$LIÃH$D$XȺAD$PD$HD$@D$8D$0D$(D$ 1vM(H="A1vM,H="AAHALDD1pvM0AAA"AA9AAAA2AALDLDLt$XLDL|$PLD Ll$HLD@Ld$@LDӄL\$8LILT$0HDLD$(HDH|$ HDH="HDAAAfHt$NAHT$HD$AAAAAA&AA;AL$AALIA1iuM4AA]AH="AOAAHDHDHT$LEAH$AA1
uM8AjAA}AAYAA0AwAAALDLDL|$`LDLt$XLDLl$P@Ld$HLDۄHALIL\$8LDLT$0HDHD$@HDAHDH|$ HD H="LD@LD$(L$AAAHALDfHt$LIHT$HD$hA1	tM<AAAAAAAAAAAAAAAAALD)ALD@ALDAWAHEALD HD$PLD@L|$hLDӄLt$`LILl$XHDLD$0HDAAHDH|$ HDH="LD Ht$LL$ArAHT$LD@AL$AALDfLd$HLI1L\$@LT$8Hl$(rHx1[]A\A]A^A_fH=	"xA1rH="rA1HnrH="B1lr[AAAH="؉LEʉHŠALAH$A1r?H=Q"A1qAAALEA؄۸AAH="HHA1AAqMDE`AH="1q]ABAAHE‰ L AHAtL`AH=}"HD$H$1AqtCA@AALDAAH=7"LDA@AHD1pfAAALDAALDпAHDAHDAHIA
A LDAAH|$H="LDAHt$HDH$hA1L\$ LT$%pM-A2A%A6AIAA9AATAAkAAAHEAALEAALDALDAȪALD LL$`LD@HT$hLDۄɺALIL|$XHDLt$PHD$(TALl$HIEALd$@A
HD$ L\$8ALT$0NŠAAAA!AAAAALD$AALD HELD$AAHt$<A<$AHDIH="LD1nMA9AASAAAlA(AAAAALDLDL|$`LDLt$XLD Ll$PLD@Ld$HLDӄL\$@LILT$8HDLD$0HDH|$(HDH=k"HDApALD Ht$ LL$AAHT$LDfHD$L$AHAALILD1AAm} AQAAAAbAMM$H="A1mM,H="A1gmM0AAPAAAAAAA"AIELDHD$(LDLT$ HDLD$HD H|$HDH=I"@LDA9ALIHt$H$pA1lM4AAAA@AAAAAAAALDLDL|$hLDLt$`IEAALD HD$PLD@LDӄLl$XHILd$HHD H|$0HD@H=x"LDfHt$LIH$pAD$(L\$@	LT$8AAAAA&AD$ 
D$D$1kM8A;AAYAA0AwAAALDLDLt$HLDLl$@LDLd$8L\$0LDLAHDAHDH|$HDH=u"HD LD$ LDAA@LDHt$HT$H$PA1LT$(jM<AAAAAAAAA)A@AAWALDLDL\$8LDLT$0HD LD$(HDArAHDH|$HDH="HDHt$LD HT$H$LDúA1Hl$ %jFH=i"xA1jH=I"@A1i5H=)"@A1i!H\$Hl$ظLd$Ll$Lt$L|$Hx^nt)H\$HHl$PLd$XLl$`Lt$hL|$pHxfDD~HFH="@AHD$81EAED-iD<H=d"A1iD%<H=$" AhAAfEIIHLHA@HLEA HHEAIHEAIHEAH|$LEH="ALEAHt$HDH$A1L\$ LT$EhH=f"1DXAhDH=<"B1gD%DH=
"B1g@AAH="AAAL8BIEξ1vgfELLIHA@LIEA LIEAMIEAH|$MEMAH=m"MELAHt$HT$IEH$hB1f1@TH=&"BfvHT$8BBt BuBH="1f1$B$@B$xBH="PB18f[H=y" B1f;H=Y"A1eH=9"A1eH="A1eH="B1eH="B1xeH="xB1XeH="8B18eH=y"B1ekH=Y"B1dKH=9"B1d+H="A1dH="hA1dH="(A1xdsH="A1XdSH="A18d3H=y"A1dH=Y"xA1cH=9"A1cH="xA1cH="HA1cHl$H\$HLd$Ll$Lt$L|$HFt3H\$XHl$`Ld$hLl$pLt$xL$HĈDf-Af=gH=]"SC1H]AAAAbH=5"B1bmBBHHLAiBAA@HEHEH|$ HD@6AIH@@H="IE@ABMEH$@BABHt$LDHT$HL$1HB-bAvzLMIEʼnMÉABt#A	BtA
ABLDH=#" BBH$HEʺB1akBABH="ASAhB@LE@NALD1jaA@iB6AHE‰ABt@A	Bt€A
ABLDH=j" BBH$A)BHEʾB1`kgBaBlBBBHE@uBHEȸBIIǸBLELEf}BHHЉ%t=Bt=BBHDBAB@ IIIME@IME@H|$MEH=v"@ME@Ht$@LDHL$8HT$ 1麐
BLl$0L|$(Lt$L\$L$_AB6Bt!BtBBHDH="B1ABABn_KH="B1S_KH="
B18_KH=~"H
B1_KH=c"
B1_kLMH=B"M
B@IE@ME@H$ME1^Av%H="LIEͺpB1^K H="B1x^K$H="B1]^K(H="B1B^K,H="1HB'^C0BtBtBBHDH=I"B1]S01K4AB%t!=@AwBt=AB3ALD ȪATAHE踒AAIILEBLEBAHEBAt?ABt1ABt#ABtBABHD@'B>BHEиA AAIH|$MEAAABH='"Ht$MEHT$LDB1LT$8Ld$(L$Hl$0Ll$ \KDBBIABIھB
BLELDLEHEքɾBHI؉ȃ`t% !Bt@,Bt`BBrAHDBABHLMIEHT$ HEHt$H<$H=9"LEBLD1Ld$8L\$0LT$(H\$Hl$[1WD$BE>@BBBBHDA]5B<BHE fTBxCB@JBHDA[BABt@A	BtA
ABLDH=#" BBHT$H$HEκ	B1ZUBJBHEAPB뀐AWAVAUATUSHX~tHX[]A\A]A^A_nBABHǹiB6AH^HAAAAMIE@@HE@HIEH|$IEH=:"LD@HT$MHHt$H$B1YLMIEĉMÉABt#A	BtA
ABLDABH=" ABLH$IE̺hB19YkBAABH=o"ASAMI@HE@BLEH$@NAPBLd$LD1XAB%t@A	BtA
ABLDH=" BBA)BxBHEȾ1zXAA%t@ACt=ABBLDgBaBHElB@uBBBHEȸBIIǸBLELEf}BHHЉ%t=Bt=BBHDBAB@ IIIME@IME@H|$MEH="@ME@Ht$@LDHL$8HT$ 1(BLT$HLl$0L|$(Lt$Ld$L$2WB!H=j"B1ABABIV$H=="XB1V4H="B1VDH="B1VLMH="MB@IE@ME@H$ME1YVH="LIE̺ B1IA(+VlH=n"H B1
V|H=P" B1UH=2" B1UKH="!B1UKH="H!B1UKH="!B1UKH="!B1eUKH=""B1JUKH="H"B1/UK H=u""B1UK$H=Z""B1TK(H=?"#B1TK,H=$"H#B1TK0H=	"#B1TK4H="#B1TK8H="$B1rTK<H="H$B1WTK@H="$B1<TKDH="$B1!TKHH=g"%B1TKLH=L"H%B1SKPH=1"%B1SKTH="%B1SKXH="&B1SK\H="H&B1SK`H="&B1dSKdH="&B1ISKhH="'B1.SKlH=t"H'B1SKpH=Y"'B1RKtH=>"'B1RKxH=#"(B1RK|H="1H(BRH="(B1RH="(B1kRH=")B1MRH="H)B1/RH=r")B1RH=T")B1QH=6"*B1QH="H*B1QH="*B1QH="*B1{QH="+B1]QH="H+B1?QH="+B1!QH=d"+B1QH=F",B1PH=("H,B1PH=
",B1PH=",B1PH="-B1mPH="H-B1OPH="-B11PH=t"-B1PH=V".B1OH=8"H.B1OH=".B1OH=".B1OH="/B1}OH="H/B1_OH="/B1AOH="/B1#OH=f"0B1OH=H"H0B1NH=*"10BNH="0B1NH="1B1NH="H1B1oNH="1B1QNH="1B13N H=v"2B1N$H=X"H2B1M(H=:"2B1M,H="2B1M0H="3B1M4H="H3B1M8H="3B1aM<H="3B1CM@H="4B1%MDH=h"H4B1MHH=J"4B1LLH=,"4B1LPH="5B1LTH="H5B1LXH="5B1qL\H="5B1SL`H="6B15LdH=x"H6B1LhH=Z"6B1KlH=<"6B1KpH="7B1KtH="H7B1KxH="7B1K|H="7B1cKH="8B1EKH="H8B1'KH=j"8B1	KH=L"18BJH=."9B1JH="H9B1JH="9B1JH="9B1sJH=":B1UJH="H:B17JH=z":B1JH=\":B1IH=>";B1IH= "H;B1IH=";B1IH="H&B1IH=";B1eIH="<B1GIH="H<B1)IH=l"<B1IH=N"<B11HH=."=B1HH="H=B1HH="=B1HH="=B1sHA$H="AAD>BI$1A9Hu1E1䋄+H=q"TEEH>BA$1HGAuIA(1A$H='"AAD麈>BI$1AGuIA(@0A$H="AAD>BI$1AaGuIA(@0A$$H="AAD?BI$1AGuIA(@0A$4H=F"AADH?BI$1AFuIA(@0A$DH="AAD麈?BI$1AFuIA((@0A$TH="AAD?BI$1A5Fu1E1+dH=j"EE@BA$1HEA
u1E0D+H=""ZEEH@BA$1HEAu1E0D+H="ZEEຈ@BA$1H`EAuIAT1A$H="AAD@BI$1AEuIAT@0A$H=A"AADABI$1ADuIA8@0A$LH="AADXABI$1A~DuIA8@0A$\H="AAD麘ABI$1A3DuIA8@0A$lH=c"AADABI$1ACuIA8@0A$|H="AADBBI$1ACuIA8@0A$H="AADXBBI$1ARCuIA(8@0A$H="AAD麘BBI$1ACuIA88@0A$H=7"AADBBI$1ABuIA<8@0A$H="AADCBI$1AqBuIA8@0A$H="AADXCBI$1A&BuIA@X@0A$H=V"AAD麘CBI$1AAu1E1䋄+H="XEECBA$1HAAu1E0䐋+H="ZEEDBA$1HXAA u1@DH="|BE`DB$1A@u1@DH=Q"|BEDB$1@@uA_1A|H="AADDBI$1A@uŋH=" EB1q@H="`EB1S@H="EB15@H=x"EB1@HX1[]A\A]A^A_fDBBBHDUPAH1SH^HH="?H="}B1?DMH="1A5FBFB1o?DKH="A>FBFB1H?DKH="AHFBFB1!?DKH=f"AXFBFB1>DKH=?"AgFBFB1>DKH="AsFBFB1>DKH="AFBFB1>DK@H="AFB@FB1^>DKDH="AFBDFB17>DKHH=|"AFBHFB1>DKLH=U"AFBLFB1=DKPH=."AFBPFB1=DKTH="AFBTFB1=DH="AFBFB1q=DH="AFBFB1G=DH="AFBFB1=DH=_"AFBFB1<DH=5"AFBFB1<D4H="AFB4FB1<DDH="AFBDFB1u<DHH="AFBHFB1K<DH="AGBFB1!<H1[]ÐAUI1ATU1SH^HVGBI#<B1<C0DKGBDCKSD$0C,D$(C(D$ C$D$C D$CD$C$1;GB1;AuuHIAL$41 GB;9+v@u׾0GB1f;@15GBO;K1I܅uAIA$1 GB;;ks@uӾ0GB1;10GB:Stx41AVUUUf.Aȉ1AGB:;ks>Hcŋ4A)R9u0GB1$y:$렾UC1_:H:GB1L0::B1):ElDMpHBDEM$Eh$E\$EX$E($E$$EL$EHD$xEDD$pE@D$hE<D$`E8D$XE4D$PE0D$HETD$@EPD$8E D$0ED$(EdD$ E`D$ED$ED$E$1R9Up1LGB09AE	toAT$I\$GB18B18C(DKIBDC,KD$ C$D$C D$CD$C$AT$18H1[]A\A]f1UC8AEL,HAT$I\$]GB1Q8B1@8AT$K1DCIBI8AEAT$I\$oGB17B17AT$KGB1I7AEUHSH8~tH8[]DH="H^SC1D7H="B1,7MBABH=g"ABXJB@LEALD16K<B5BHEfɺTBxJB@CBHE [BAPBH="LEHD$BABLDH$1JBv6k$BBII¸BBLELEf}BHHЉ%t=Bt=BBHDȸBAB@HHIIE@HT$IEH|$@H=("ME@LDHL$H4$1KBL\$(LT$ 5Bt!BtBBHDH="B1Z5K8H="hMB1?5K<H="MB1$5K@H=j"MB1	5KDH=O"NB14H=1"BABHNBLD14H="NB14H="NB14H=ź"OB1d4H="POB1F4H81[]ÐftQv'f*vPfOtAfWt:fMt3@fwQfsftrffwff)sftf(tfuDftfuAWAVIAUATUSH(VAAE"A"EI^OBH="AOBAAOBABB LE@ALD13DLLMH=;"MADHEAHEAHT$LEAH$LEź8PB12A!vI@LLHEMHEH=¸" LEMHT$H$LEźHRB1G2ABBMH=|"MpSB@LEͅLH12H=K"A TBȃDF11MH="MຠTBLELE11\LLLMH=ݷ"MfHHHEHt$HEHT$LEH$LEźPUB1H1ANH="VB1,1KH=r"VB11KH=W"0WB10KH=<"pWB10KH=!"WB10KH="WB10KH="0XB10KH=ж"pXB1o0K H="XB1T0K$H="XB190K(H="0YB10K,H=d"pYB10K0H=I"YB1/K4H=."YB1/K8H="0ZB1/K<H="pZB1/K@H=ݵ"ZB11E1w/KDH="ZB1\/KHH="0[B1A/KLH="p[B1&/KPH=l"[B1/KTH=Q"[B1.KXH=6"0\B1.K\H="p\B1.K`H="\B1.KdH="\B1.KhH=ʴ"0]B1i.KlH="p]B1N.KpH="]B13.KtH=y"]B1.KxH=^"0^B1-D+|H=B"2EEp^BA$1H-AuIIA 21@A$H="AAD麰^BI$1Ay-uIA`2@0A$H="AAD^BI$1A)-uċH=g"0_B1IA@0,H=="p_B1,@A$H="AAD麰_BI$1A@,@uIA@0A$H=Ѳ"AAD_BI$1A@Y,@uIA@0A$H="AAD@`BI$1A@	,@uIA@0A$H=1"AAD麈`BI$1A@+@uIA@0A$H="AAD`BI$1A@i+@uIA(@0A$H="AADaBI$1A@+@u1E1+H=J"!EE`aBA$1H*Au1E0D+H=""EEຨaBA$1H*Au‹TH=Ű"aB11E0_*+XH="<EE0bBA$1H *Au‹xH=]"pbB1IAT1)|H=4"bB1)H="bB1)H="0cB1)A$H=ѯ"AADpcBI$1AY)uIAT@0A$H="AAD麸cBI$1A	)uċH=G"dB11E1(H=$"@dB1(H="dB1(H="dB1(+ H=®"ZEEeBA$1HH(Au1E0D+@H=z"ZEE@eBA$1H(Au‹`H=="eB1IA`1'A$dH="AADeBI$1A@' uIA`@0A$H="AADfBI$1A@I' uIA`@0A$d	H=q"AADPfBI$1A@& uIA`@0A$	H=!"AAD麘fBI$1A@& uIA`@0A$d
H=Ѭ"AADfBI$1A@Y& uIA(`@0A$
H="AAD(gBI$1A@	& uIA8`@0A$dH=1"AADpgBI$1A@% uIA<`@0A$H="AAD麸gBI$1A@i% uċdH="hB11E1A%+hH="rEE@hBA$1H%Au‹H=E"hB11E0$+H="EEhBA$1H$Au‹H=ݪ"iB11E0w$H="HiB1Y$H="iB1;$H=~"iB1$H=`"jB1#H=B"HjB1#H=$"jB1#H="jB1#H="kB1#H=ʩ"HkB1i#H="kB1K#H="kB1-#
H=p"lB1#+
H=J" <EEHlBA$1H"Au1E0D+$
H="@<EEຈlBA$1H"AuIA,`1A$D
H="AADlBI$1A@9"uIA,b@0A$d
H=a"AADmBI$1A@!u1E1+
H=" EEHmBA$1H!Au1E0D+
H=ҧ"@EEຈmBA$1HX!Au‹
H="mB11E0/!
H=r"nB1!
H=T"HnB1 
H=6"nB1 D+
H="?EEnBA$1H Au‹
H=զ"oB11E0o 
H="HoB1Q 
H="oB13 H=v"oB1 H=X"pB1H=:"HpB1H="pB1+H="?EEpBA$1HAu1E0D+0H="EEqBA$1H8Au1E0D+PH=j" ?EEHqBA$1HAu1E0D+pH="" EEຈqBA$1HAu‹H="qB11E0H=¤"rB1aH="HrB1CH="rB1%H=h"rB1H=J"sB1H=,"HsB1H="sB1H="sB1H=ң"tB1qH="HtB1SH="tB15H=x"tB1H=Z"uB1f+H=2"?EEHuBA$1HAu‹H="uB1IA0H=΢"uB1mH="vB1OH="HvB11H=t"vB1H=V"vB1H=8"wB1H="HwB1H="wB1H=ޡ"wB1}H="xB1_H="HxB1AH="xB1#H=f"xB1 H=H"yB1$H=*"HyB1(H="yB1,H="yB110H=Π"zB1m4H="HzB1OA$8H="AAD麈zBI$1A@uIA0`@0A$xH=A"AADzBI$1A@uIA4@0A$H="AAD{BI$1A@yuA4`@0AH="AAD`{BI$1A@2uŋ8H=p"{B1<H=R"{B1@H=4"(|B1DH="h|B1HH="|B1LH=ڞ"|B1yPH="(}B1[TH="h}B1=XH="}B1`H=b"}B1dH=D"(~B1hH=&"h~B1lH="~B1pH="~B1tH=̝"(B1kxH="hB1M|H="B1/H=r"B11E1H=O"(B1H=1"hB1H="B1H="B1H=ל"(B1vH="hB1XH="B1:H=}"B1H=_"(B1H=A"hB1H=#"B1H="B1H="(B1H=ɛ"hB1h+H=",EEຨBA$1H(Au‹H=e"B11E0H=B"(B1H=$"hB1H="B1H="B1H=ʚ"(B1iH="hB1K+H="|EEຨBA$1HAu‹H=M"B11 H=-"(B1$H="hB1(H="B1,H=ә"B1r0H="(B1T4H="hB168H=y"B1<H=["B1@H=="(B1DH="hB1HH="B1LH="B1PH=Ř"(B1dTH="hB1FXH="1B(E0D+\H=b"EEBA$1HAu‹|H=%"(B1H="hB1H="B1H=˗"B1jH="(B1LH="hB1.H=q"B1H=S"B1H=5"(B11H([]A\A]A^A_ALMHEA MLEH="A@LELfEHHH$`QB1r&5AfATIUHnSN H="ѧB1H=g"1ߧBAD$tC11fAL$DE1H=-"BHAD$9w1[]A\H="A hB1ff.u$Mt'H="HѾB1\@Ifffff.AWB1AVAUATUHSH^HH=e"H=Y"B1MH=>"B1UߨB,BIH="LEЌBHD1E
KH="B1AB|CBȪAATASBALB\BAALH@҃⦃d LE٩LE֩`BHEeBIEfCAHDŽ$TAA @EAtB=HDŽ${BHD$xAAAAMAߨBAALEHt$0LL$ABH$MEIMEȨH|$@LDAIEσ?L|$xD$8H$H="T$X0BHt$L\$PHD$(1LT$HLd$`Lt$ L|$L,$	
KH=O"hB1KH=4"B1SBBHIIH=" HELEH4$LEHDȺ؎B1C;H=Ē"K1pB`{EE1,BB{E1,BB{E1,BB{E1,BɨBp{E1,BܨBV{E1,BB <{E1,BB@"{E1,BB{E1,B
B{E1,BB{E1,B"B{E1,B.B{E1,B:B{E1,BCB l{E1,BZB@R{E1,B^B8{E1,BnB{E1,BB{E1,BB{E1,BB{E1,BǩB{E1,BݩB{E1,BBKH=H"B1AAAA	{ABAB>{ABAB!{ABAB{ABAɨB{ABAܨB{ABAB {ABAB@{ABABs{ABA
BV{ABAB9{ABA"B{ABA.B{ABA:B{ABACB {ABAZB@{ABA^B{ABAnBn{ABABQ{ABAB4{ABAB{ABAǩB{ABAݩB{ABABKH="B1%CH=j"L$BIE1K H=H"B1K$H=-"PB1DC$LLLDpEIHA@IEA IEAMEt	fEH|$(A?H="DA?Ht$ HT$D$D$BA1Ld$-K0H=s"hB1K4H=X"B1DC49BABBHHHDpEIHA@IEAIEAIEAtfAAA>H|$H=֋"AHt$HT$BH$ؑB1\K<H="B1AS<AAIH=z"LEBHD1f{<K@H=F"1BC@b @)D_z@7 R@mKDH=W"HB1KDAAAHHH=+"AeBIH@IE Ht$LD ALEH$1BCF@KHH=ȉ" B1gCHAA9BAIABBMMMąMMLH@LME LMEL|$@MELt$8ME٩Ll$0MEѩL\$ IELT$IEH|$Ht$LH="IE@Ld$(MDȩ ILEH4$HDʾXB1KLH=Ɉ"hB1hU=KPH="1xBBCPKTH=}"ؘB1KXH=b"B1K\H=G"1HBC\kK`H="B1K`H="RB1KdH="ؙB1KdH=ȇ"RB1gKhH="B1LKhH="RB11KlH=w"HB1KlH=\"RB1KpH=A"B1KpH=&"RB1KtH="B1KtH="RB1KxH=Ն"B1tKxH="RB1YH="UC1AH="dB1)H=r"|B1H=T"(B1AAAABH=%"% ঃdLEBLETAȪA$HE1`B|@fH="B1CeBAAIIIHHHfIѹBMH@ME Ld$(MEL\$ IELT$IE@Hl$IE H|$MEH="LD¨BHEH4$1BH=Є"B1oH="B1QH="AȉA
A	T$E$1BH=K"@B1H=-"1xBA @g6 fH="pB1\H="1xBA8 2@

p
?
 
@fH='"pB1eBAHIIH="HELEH4$LEHDȺB1uH="XB1JH="B1,}BLBAATAH=Z"HEeBHEѨȪALEɉHt$H$BȡBEAZBHEA
1* 
@

i
 @
H="0B1AUH="AڬBHE1-H=p"hB1BHHHII@HE HEH|$HEH=!"LEHt$LEH$HDͺB1f?	H=ڀ"B1yH="B1[H="RB1<H="B1H=`"RB1H=B"0B1LBAB(BBAA5BA<BLDHEѹAHHT$hBHELT$LDDBLEH="HE1H,$Y H="0B1.B%uMBBHEֽABHDAAeBD$HT$LHH="AH4$hB1H=~"B1AILEՄHH}}B LBHDѿ5BAAAAIH|$H=~"LEƨH$HEκ@B1LT$Hl$@tH=N~"ئB1H=6~"UC1H=~"_B1H=~"}B1H=}"B1H=}"0B1iH=}"hB1KH=}"B1-HĘ1[]A\A]A^A_fH=Y}"B1LB}BHEѿ|BAA~Et[ABAAjBA IEH$AwBHDŽ$vBHD$xAABH=|"B1HCH=|"HB1(H=i|"1BC@CH=F|"1KBC@ (H=#|"1BC@@
H=|"1BC@H={"18B|C@H={"1`BXC@H={"1B4C@H=q{"1BC@H=K{"1fBC@@kH=%{"1BC@PH=z"1ؔBC@5H=z"1BxC@H=z"1 BRC@H=z"1B,C@H=gz"1BC@H=Az"1ЪBC@ H=z"1BC@@H=y"1BC@xH=y"B1q[@H=y"B1PC@~H=y"pB1(C@NH=iy"HB1C@&H=Iy"1BfH="y"1B@HH=x"1Bf*H=x"3B1s
fDH=x";B1PxH=x"B10C\M,DBDH=Ex"D$ (D$$D$ D$$1afDH=x"B1H=w"3B1H=w"B1`H=w"B1@H=w"B1 H=aw"B1tDH=9w"B1CDH=w"B1DH=v"XB1DH=v"B1`DH=v"8B18H=yv"B1/H=Yv"HB1DH=1v"_B1DH=	v"IB1DH=u".B1mDH=u" B1X<DH=u"B10DH=iu"ПB1DH=Au"B1DH=u"B19H=t"PB1	DH=t"B1pDH=t"ޫB1HDH=t" B1 vDH=Yt"B1EDH=1t"ȞB1DH=	t"B1DH=s"B1H=s"XB1`DH=s"B18AWHW1AVIIAUATUHnSHIHDnB8HS$B1AHB1@1BHL9u㾷UC1I1/AV1BApI\t>AAuˉھB1AV1BIk\u¾UC1U01A$1B6AI$tBAAuljھB1A$1BI$u1UCAL0;DA$1BAIA9AAuھŭB1[A$B1EUC1/zf.UC1f.UC1Zf.AA
UC1U1BH]DefE9EA@hA ;AAAAAZE1A@A 
A
A
A_
A5
A
UC1S1(BDcA@AAYA,AAA@A ~ATA*AUC1/S1XBDcfE+EA@
Am
A@
A
A	A	E	A@f	A <	A	AAAAjUC1YS
1BDDc
fEuEA@AAA}APE'A@A AAAUA+AUC1S1B{DcfE
EA@A nAAAAAAEdA@:A AAAAhA>UC1SB1SPB1SRHB1nSTxB1YSVB1D1زB,	f=$&vXf=&&
f='&f=(&upwB1VfDUC1ff=!&f=#&f
f= $uٯB1@B1gB1f@8B1(hB1H	UC11B@
A
R
@c
@t
@
@		UC1tSȳB1_S$B1JS&1(B5k&f
f tB1UC1S.XB1S0B1S>B1S@B1SFB1H1[]A\A]A^A_DͯB1of.¯B1Of.B1/Xf.B1.f.B1f.B1f.B1f.B1f.B1o]f.|B1O0f.tB1/f.mB1f.dB1f.^B1|f.VB1Of.EB1f.=B1of.7B1Of./B1/kf.(B1Af. B1f.B1f.B1f.B1f.B1omf.B1O@f.B1/f.B1f.ٮB1f.ԮB1Vf.ˮB1,f.îB1f.B1of.B1Of.B1/f.B1Zf.B11f.B1f.B1f.B1f.xB1o}f.oB1OPf.bB1/f.\B1f.SB1f.KB1lf.BB1Bf.;B1f.4B1of.-B1Of.&B1/f.B1df.B17f.B1f.ŮB1f.B1f.B1oaf.B1O7f.B1/
f.B1f.B1f.B1f.ǯB1cf.B16f.B1o	f.ܭB1Of.֭B1/f.ЭB1f.0B1kB1NfD߰B1%f.ٰB1f.1Bo1BR@1B8@1ɰB@{ҰB1eDB1fhB1f.߮B1uf.KB1f.B1oBf.׭B1O^B19DB1IB1sB1S׸AH\$Hl$Ld$AALl$Lt$HhABACBLDJBLDQBLDAZBHDAcBHD kBLD@AtBLDЄA{BHIBLDȀ@H4$LDfH=^"HIȺB1Lt$8Ll$0Ld$(Hl$ H\$L\$LT$H\$@Hl$HLd$PLl$XLt$`Hh@AW`cAVAUATIUSH^HNLH5	\"Ht9
\"u@9HtCHH0Hu9Ht2H=[]"B1[HĈ[]A\A]A^A_`c1@H9DHuH=]"H񺨷B1CDKBDCAL$H=\"D$CD$C$1dKDC1H=\"@BE
AǃADDD$7CDK BDCKH=X\"$1C,DK(BDC$K H=/\"$1ED$xv$EK0H=\"кB1Dk6K41H=["@BEAtWAABHDABALDABAH=["LDŵBAH$HDȺεB1$K7޵BAAAH=Y["HEиĘAIH$BMELD1K<H=["B1{<)K>H=Z"B1{>CLDKHBDCDH=Z"%$AL$L1TKPDKR1DCQH=Z"ؽB.E_KXH=aZ"hB1K\H=EZ"B1K^H=)Z"xB1DC`H=
Z"B1AADCdH=Y"0B1AADChH=Y"B1AA\DClH=Y" B1AA8DCpH=}Y"B1AAKtH=YY"1BKxDC|1H=/Y"BYEufDHBDH=X"D$ D$D$D$$1ED(BDH=jX"D$`D$XD$PD$HD$@D$8D$0D$(D$ D$D$D$$1DBDH=W"D$ D$D$D$$13v0EtH=_W"B1|$uo1KDCxBH=-W"1K DC$BH=W"1K(DC,BH=V"1fDDH=V"1BEDbA9AfA@?A AA[DH=bV"PBDEAAD$DA$1DBH=V"1H=U"1(BEExDBDH=U"$1:16K0H=vU"B1kCVDKUBDCTKSH==U"$1KXH=)U"B1K\H=
U"B1K`H=T"1B|$xv?KdH=T"(B1oDChH=T"`B1AAKKlH=T"B1/DBDH=TT"$1DBDH=T"$1DBDH=S"$1DPBDH=S"$1[DBDH=S"D$DAAEɉ$1H=WS"1B|$^DC8H=+S"B1AAKTH=S"0B1KXH=R"hB1KYH=R"1BjaKZH=R"B1E@H=R"B1!rH=eR"B1H=HR"B1H=+R"B1}H=R"XB1H=Q"BB1aH=Q"+B1s:H=Q"B1OH=Q"B1#H=`Q"B1PH==Q"hB11ATIUSNUfH=Q"JB1H=P"1[BAD$tCL11f.AL$DE1H=P"lBHGA9\$w1[]A\H=qP"AUfhB1ff.AU{B1ATUHSHH=0P"H=$P"B1UtSLe1Ll$f.;]s2كHcEEEEtH=O"1Bn;]rH=O"UC1QH1[]A\A]ÐATB1UHS1f.@U1BKAteHt@AAu͉ھA1U1BHu[]A\H5N"
H5N"
ffff.ATIB1ULS1U1 Bt)Hu[]AT$
BA\1V[]A\ÐUB1SHH6B1%HTHCH2UC1B1B1HB11pB@q@'v}@@@`B1/B1
HB[]1@@~vT@2fvv/B1@rl@bB1d@@
~@4B1c6fD
B1GffB1/f.tB1f.B1f.KB1f.@B1f.B1bf.VB1oBf.B1O"f.!B1/f.UHH1SHBHB1SB1KS1B}St4SRB1SH8B[]1fDSB1tSB1`SB1LSSHHA1(KlB1K	SB[1SBH1B1B1S@B1SpB1SB1zSB1fSB1RS,0B1>L`B1'PB1H@B\B[1USHHlHB1B1K S$B1K(S,B1yS0@B1eS4hB1QS8B1=UC1,B1SB1KS(B1SPB1S1Bu*KSBDCH[]1fDKSB1KSH[]B1`HHB[]1FfDU1HSHBH!B1(B1SXB1KSB1SPB1SB1S4hB1S&B1K(S,1Bhu$KSBDCH[]1@KSB1'KSH[]B1UHSHHF(HB1ֿB1ſB1貿S@B1螿SpB1芿S1Bv}RthS B1\S$B1HS(HB[]1.fDHHB[]1fDSB1SB1S0B1̾S`B1踾CUH1SHBHkH菾1BHqH9uHUC[]1UDSHHB18B1$SB1S@B1ShB1SB1нSB1軽SB1覽Hs_BHs(B[fUHHB1S1HaLHB1BH?H4uH[]fATHUHSH^H!B1B1S`B1ۼSh8B1ǼSl1hB購D*AAVHFHBeH\BTHBC8B1R(B1:PB1"xB1
B1B1ڻHFBHSBxH]BgB1萻B1y@B1aH(dBH@aBH@
kBHuBH1ҿB%H1ҿBHBH
BH
BEtfHBHBH)BH8HB&HEBH
OB[]1A\DSdB14StB1 SpB1HHBH\BHBH#BH-BGf.SHHB1船B1w@B1dSpB1PSB1<SB1(SB1SB1ShB1Hs -C[ffff.ATHIUSH^&2HB1虸B1舸S`B1nSh8B1ZSl1hBFHI(LdBH0BHpYBHuB
H1ҿBH1ҿBHBH
BH
BHfBH
yBLdB
HBdH1ҿBQH1ҿB>HB
HBH)BHB:H
B)HBx[]1A\ÐSdB1蜶StB1舶SpB1t1AT1AABUHnSDNH B3DcAEt)1@MU1BHA9w[]1A\ÐUHB1SHHHH=;"舵KH=;"B1mKH=;"B1RKH=;"B17KH=};" B1KH=b;"HB1K H=G;"pB1K$H=,;"B1˴K(H=;"B1谴K,H=:"B1蕴K0H=:"B1zK4H=:"8B1_K8H=:"`B1DK<H=:"B1)K@H=o:"B1KDH=T:"B1KHH=9:"1BسKLH=:"(B1轳KPH=:"PB1袳KTH=9"xB1至KXH=9"B1lK\H=9"B1QK`H=9"B16KdH=|9"B1KhH=a9"@B1KlH=F9"hB1KpH=+9"B1ʲH=9"UC1貲H=8"SC1蚲KtH=8"[B1KxH=8"wB1dK|H=8"B1IH=8"B1+H=n8"B1
H=P8"B1H=28"B1ѱH=8"B1賱H=7";B1蕱H=7"WB1wH=7"sB1YH=7"B1;H=7"UC1#H=l7"B1H=N7"B1H=07"B1ϰH=7"B1豰H=6"0B1蓰H=6"XB1uH=6"B1WH=6"1B9H=|6"B1H=^6"B1H=@6"B1߯H="6"B1H=6"+B1裯H=5"HB1腯H=5"eB1gH=5"B1IH=5"B1+H=n5"B1
H=P5"8B1H=25"hB1ѮH=5"B1賮H=4"B1蕮H=4"B1wH=4"B1YH=4"/B1;H=~4"LB1H=`4"iB1H=B4"B1H=$4"B1íH=4"B1襭H=3"B1臭H=3"(B1iMH=3"XB1NH=3"UC16H1[]ÐHVu%H=Q3"H B1B1HÐAUATUHSHWDgfAҍZDEA9s`AމكƉʃTvL
	ʉD`B!1萬A9ܸrH[]A\A]ff.AWAVAUATUSH(DfVA.H^HH9HT$0CH= CA CDAFfA9AFA9AVE1E1ff.IcB1輫AHUhB1褫HHyH51"
AVHII9sTLHInEA9rE
A9wEtADRA1+mfDHIH;\$s
ICH9\$"CH= CA CIH;\$I"CAFfA9rAFA9wI1nB萪AF<CAFH
0"AzB?LLAF1HHH9IIM~AWA9rAW
A9wIHHL$tAwHL$f@HcH9HBHC1H誩AFHƒH9yH5/"
H
/"A*AFE1HII9LHInUA9rU
A9wH5/" uH}茩Uf҃HcH9HHCHt fH5."-/HuAFIHƒI9dH5."
AVHD$Mt1;t
Zf<uRHL9rHD$HL%H9D$rIH;\$Yf.1H([]A\A]A^A_HT$1BAFE1fLHInUA9r]U
A9wOH}@M1ҿfɃHc)H9ȹAG־B1zHHOAFHII9wH5`-"
趧AVM~1AGfHLhHIIAF?HLHT$AFtu1LDHtB1̦H5," H'HLAFH\$%H9s%1HIHuHtH5,"
H5},"
Ӧ~ATH=W,"LfSC1ULS1H=4,"SC1ӥDEH=,"1SCH諥7uH=+"UC1I$0脥H=+"*SC1l@DEH=+"1SCHCu[]1A\ATH=w+"9SC1USHLc<
KH=S+"RSC1LKH=5+"gSC1ԤKH=+"wSC1蹤KH=*"SC1螤KH=*"SC1胤K H=*"SC1hK$H=*"SC1MK(H=*"SC12K,H=x*"SC1K0H=]*"TC1K4H=B*"TC1K8H='*"-TC11ģH=
*"UC1謣H=)"*SC1蔣@DEH=)"1ETCHk	uAL$$H=)"I\$$TTC1DKH=)"pTC1)H=r)"UC1[]1A\ÐH\$Hl$HLd$Ll$H8IAZHt$1LH蒤HT$HE:t$H\$Hl$ Ld$(Ll$0H8@uֹ@HD)H1H9sffffff.H\$Hl$HLd$:HHH}Hu H\$0Hl$8Ld$@HHHT$AHHBLbHJLJLBH$1Ld$uHT$DA$IEHI9u1H9wv'?HHHGH	1HÐH='"TC1xېH$Ht$D$1dH%(H$1ݰx!H$dH3%(u"HfDhVCD$:D$菢ffffff.UHSHHHt$D$.HD$dH%(H$1S$HtHT$HUx"H$dH3%(u#H[]DVCD$蒢D$H\$Ld$HHl$Ll$ILt$L|$H8dH%(H$1D$02H|$@HHHt$0L1H$dH3%(H$H$L$L$ L$(L$0H8fDLl$HD$HD$HD$ IuL\|$t$H|$HD$D$$@D$ H4負HHD$=HT$L0D$ H։tHt$HV҉T$$;T$ пH?HH4AHHD$t$ E1Lt$ufDAID9|$ vqALyH|$$$H|$$$T$TCJ16WC&1"H|$螞L$T$$H|$Irу?IANI9ws@9viH<t
9vQHHr艳LH|$$
$uHD$D$$(@H=i#"pWC1fD?NWCVC$H|$脝$GVCݞo@WC˞]H\$Hl$DLd$Ll$@Lt$HEΉt$(T$$Ht$ HT$0|$,L$ EdH%(HD$x1iHT$@Ht$$IMHT$PHt$(I1HT$`Ht$,HH=""HM1IغWCDt$l$L,$觛HD$xdH3%(u0H$H$L$L$L$HĨfSHTC1HH=!"71DTLHH<uvmH=^!"IUC1DE~HHH=)!"ZC1ȚH=!"HUC[1騚$[CH{LHC
D[XDSHsHSRfAfAEED@DHD$D$DWK
D$DWD$DWD$DWD$${L|$x~|$p~|$h~|$`~|$Xvt$Pst$Hrt$@rt$8rH= "t$0rt$(RT$ SRT$PT$PT$@XC$1DEDsH҉K@H׋H DKBHt$fAʉ҉$H	1YCH|$H=X"ffAfAEEHHH=""aUC1H="3UC1褘DKXDCKPSsL{DCZKXCH="CTȉ$1DKAYW	H="xXC13DCDKXKPSsL{H=a"UC1DCTKAH=#"UC1—DKXDCKPSsL{H="CV XCfDKDCTfAfAK$EfEɾ1ZXH="XXC1=H="TC1 YH=d"TC1<fffff.UHSHHl$H$/dH%(H$1HHH׉$FL$v=H="UC1uH$dH3%(uoH[]fDHcɸHu.u t|$!tH=l"pUC1뜐HfD8ZC&||fff.AU1ATUSHH(Ht$L$H="UC1裕D$H4=HI0D$LHAxUDL$E1LEu(AHD9d$vH;yLD$ەD$H([]A\A]ÿZCD$.L趕D$ٿ`ZCffffff.H\$Hl$HLd$H(I2Ht$1LH芖HT$HE:tH\$Hl$Ld$ H(ÐDEuH=1H=}@AWAVAUATUSHxDw8Lo@dH%(HD$h1Ht$E-
IEAHD$ 8\$ A
HD$`\CH|$@G@,@1Ht
Ht	fHtHD$Aǀv	HT$`D$$HHT$(HcHl$E1IDHD$HuH|$͔UAE9Hf AHD$ 8.AHD$ 8
A9H:
0tH:
!dH:
TD$ 	\$ A	HD$`]CHt$`LH$H$HD$`HH;D$(uHcET$`HD$T$dfPf.E9D9T$$|$ 
P1t`Ht$SfDA9~HcHD$@ILED$$H95LHMUCH="1舑HT$hdH3%(Hx[]A\A]A^A_HcH="ZCIL1@f)AHD$ 
8
9P:P:P:
D$ 
A
HD$@^CHfHH|$H	D$$}
E$Ř[CHt$`H$H$HcET$`HD$T$dfPExHHD$T$@T$DfPA9LEH|$P1UCHcI|:G:	A9D]HcILEL
HMUCHT$LHH$AH$HcET$LHL$E?HT$@HL$H+Ht$8@H$#H$pHT$8HcMHЉH ffff		H Ht$H	‹EHHT$@HHHt$8 H$H$HcUHL$D$8ȉEkHT$@H\Ht$8H$TH$HcUHt$D$8ffEHT$@HfHt$8@H$H$QHcEHT$8HL$HEHT$@HHHt$8 H$H$HcEHT$8Ht$EHT$@HvHt$8H$nH$HcEHT$8HL$fE:HT$@Hf*Ht$8H$"H$oHcEHT$8Ht$EHT$@HHt$8H$
H$*HcEHT$8HL$E?Ht$PFHL$A}
E$[CHT$LLƿH$1H$%D$LHcUHt$Љ!Ht$8@LH$(H$HT$8Hc}HH fff	ƉfH 	H	HD$HH8Ht$8 LH$H$tHcUHt$D$8ЉnHt$8LH$uH$9HcUHL$D$8ff/Ht$8@LH$6H$HD$8HcUHt$HHHt$8 LH$H$HcEHT$8HL$҉Ht$8LH$H$HcEHT$8Ht$f~Ht$8LH$H$uMHT$8HcEHL$҈HHt$8LH$H$uHcEHT$8Ht$҉@LMAHu(D$ AHD$_C1H=0"UC1׉JXAU1ATA@`CUHSHHډA9w4A_DH5"|G_ACA趋D9sHUC[]A\A]1醉fDS1HI`CH d<sgC1F;t1H [<P<01x`C;uf{u1`CCx<6<оgC1ĈS1`C诈{"x`C1蔈@C
DKphCDCKSD$C	D$CD$C$1NCp@' DzJ"CE@ 
z
J
"
C@	 		^	@*		C@ b2:C"@ sB

C@{
 K

		C	7@{ KC
@rtHdC1.S1
eC{ox`C1fDKdAeCeC1ʺeCЅS
1eC軅{
x`C1蠅KAeCeCeC1者KdAeCeCeC1XKAeCeCeC13KAeCeCeC1KAeCfCeC1K1AeCfCeCɄC
S<1fC蠄C<<
<bfC1umfC1dH߹fC#MK&S%lCDC'1/H߹fC7(HH fC[;8@p`C1fHgC1σf.g`C1诃dgC1虃@C$mCwaC1tdaC1^WaC1H@aC12,aC1%aC1qaC1[aC1ڂEcC1Ă/aC1讂HhC1蘂`C1肂 hC1lgC1V`C1@`C1*DC
$nClC1_hlC1I@lC1؁3+eC1lC1謁C$@nCgeC1脁XeC1nqPeC1X[FeC1BE;eC1,/+eC1{eC1S<C=fC	1ڀqD`C1迀f.S<1fC蛀C<<KfC1vpgCa@HiC1@C]HiC1C,HiC1CHq@iC1HQiC1CH)aC1CeHaC1XC5HbC10CHbC1CHbC1~C}HabC1~CLH9tbC1~CHAbC1h~HjC1H~CHjC1 ~CH#bC1}CQHyjC1}C!HQPjC1}CH)bC1}H	(jC1`}CHaC18}CeHjC1}C5HcC1|C%HicC1|CHAcC1|CHkC1p|CHkC1H|CdHkC1 |)H{cC1|CHXkC1{CHY_cC1{CH1EcC1{ClH	0kC1`{C<H*cC18{CHcC1{HbC1zCHqdC1zQHQcdC1zC	%H) lC1zC	HKdC1XzC	H/dC10zC	HdC1zC	dHcC1y)HidC1yC
mHAdC1yC
<HdC1pyC
HaC1HyCHaC1 yCHhC1xC<fC1x]HchC1xCoHBhiC1xCH!^bC1xxCHcC1WxC	HdC16xC
HkC1xC&HkC1wCfC1w`fffff.Hl$Ld$H-!L%!Ll$Lt$L|$H\$H8L)AIHIvHt1@LLDAHH9rH\$Hl$Ld$Ll$ Lt$(L|$0H8ÐUHSHH@!HtcDHHHuH[ÐH_yHethtool version 3.5
%s unmodified, ignoring
	%s link modes:%*s	%*s%s Not reported	%s pause frame use: Symmetric Receive-onlyTransmit-only
No
	%s auto-negotiation: Yes
offOffset		Values
------		------%02x 
0x%04x:		        ethtool %s %s	%s
DEVNAMEtcp4udp4ah4esp4sctp4tcp6udp6ah6esp6sctp6ether [requested off] [requested on] [fixed]%s%s: %s%s
Operation not supported
%5u:  %5u%u.%u.%u%2x:%2x:%2x:%2x:%2x:%2xCannot get EEE settingsEEE Settings for %s:
	EEE status: enabled - inactive
	Tx LPI: %d (us)
 disabled
Supported EEEAdvertised EEELink partner advertised EEECannot get private flag namesNo private flags defined
Cannot get private flagsPrivate flags for %s:
Channel parameters for %s:
Can not get dump level
Can not get dump data
wb+Can't open file %s: %s
Can't close file %s: %s
Cannot read permanent addressPermanent address:%c%02xFilename too long
Flashing failedCannot get RX ring countRSS hash key:
%02x:Capabilities:
PTP Hardware Clock:  none
no stats available
no memory available
Cannot get stats informationNIC statistics:
     %.*s: %llu
onlineofflineexternal_lbCannot get stringsCannot testFAILThe test result is %s
not The test extra info:
%s	 %d
Cannot get driver informationnoyesCannot get device flagsFeatures for %s:
no feature info available
Ring parameters for %s:
Coalesce parameters for %s:
Adaptive RX: %s  TX: %s
Pause parameters for %s:
Cannot get device settings	Supported ports: [ AUI BNC MII FIBRE Backplane SupportsSupportedAdvertisedLink partner advertised	Speed: Unknown!
%uMb/s
	Duplex: Half
Full
Unknown! (%i)
	Port: Twisted Pair
AUI
BNC
MII
FIBRE
Direct Attach Copper
None
Other
	PHYAD: %d
	Transceiver: internal
external
	Auto-negotiation: %s
	MDI-X: off (forced)
on (forced)
Unknown (auto)	Supports Wake-on: %s
	Wake-on: %s
        SecureOn password: %s%02x%s%s%s%#xCannot get message level	Link detected: %s
Cannot get link statusNo data available
Cannot get control socketrx-flow-hashTCP over IPV4 flowsUDP over IPV4 flowsSCTP over IPV4 flowsIPSEC AH/ESP over IPV4 flowsTCP over IPV6 flowsUDP over IPV6 flowsSCTP over IPV6 flowsIPSEC AH/ESP over IPV6 flowsL2DA
VLAN tag
L3 proto
IP SA
IP DA
NoneruleCannot get RX rings%d RX rings available
flow-typedeleteCan not set dump level
Cannot identify NICequalweighthkeyInvalid RSS hash key format
%2x%ntx-lpitx-timerCannot set EEE settingsoffsetlengthrawhexCannot get Module EEPROM dataCannot parse argumentsCannot set private flagsothercombinedmagicvalueCannot set EEPROM dataCannot get EEPROM datanatsemitg3fileCannot get register dumpCan't open '%s': %s
Cannot dump registers
no features changed
Cannot change %s
Actual changes:
rx-minirx-jumboadaptive-rxadaptive-txsample-intervalstats-block-usecspkt-rate-lowpkt-rate-highrx-usecsrx-framesrx-usecs-irqrx-frames-irqtx-usecstx-framestx-usecs-irqtx-frames-irqrx-usecs-lowrx-frames-lowtx-usecs-lowtx-frames-lowrx-usecs-highrx-frames-hightx-usecs-hightx-frames-highautonegduplexhalffulltpauibncmiifibremdixautophyadxcvrinternalexternalwolsopasssetting MDI not supported
Cannot advertise speed %d duplex %sCannot set new settings  not setting speed
  not setting duplex
  not setting port
  not setting autoneg
  not setting phy_address
  not setting transceiver
  not setting mdix
  not setting wol
  not setting sopass
Cannot get msglvlCannot set new msglvl-s|--changeChange generic options-a|--show-pauseShow pause options-A|--pauseSet pause options-c|--show-coalesceShow coalesce options-C|--coalesceSet coalesce options-g|--show-ringQuery RX/TX ring parameters-G|--set-ringSet RX/TX ring parameters-K|--features|--offload		FEATURE on|off ...
-i|--driverShow driver information-d|--register-dumpDo a register dump-e|--eeprom-dumpDo a EEPROM dump-E|--change-eepromChange bytes in device EEPROM-r|--negotiateRestart N-WAY negotiation-p|--identify-t|--testExecute adapter self test-S|--statisticsShow adapter statistics-T|--show-time-stamping-X|--set-rxfh-indir|--rxfh-f|--flash-P|--show-permaddr-w|--get-dumpGet dump flag, data		[ data FILENAME ]
-W|--set-dumpSet dump flag of the device		N
-l|--show-channelsQuery Channels-L|--set-channelsSet Channels--show-priv-flagsQuery private flags--set-priv-flagsSet private flags		FLAG on|off ...
-m|--dump-module-eeprom--show-eeeShow EEE settings--set-eeeSet EEE settings-h|--helpShow this help--versionShow version number10baseT/Half10baseT/Full100baseT/Half100baseT/Full1000baseT/Half1000baseT/Full1000baseKX/Full2500baseX/Full10000baseT/Full10000baseKX4/Full10000baseKR/Full20000baseMLD2/Full40000baseKR4/Full40000baseCR4/Full40000baseSR4/Full40000baseLR4/Full8139cp8139toor8169de2104xe1000e1000eigbixgbixgbee100amd8111epcnet32fec_8xxibm_emacskgesky2viocsmsc911xat76c50x-usbsfcst_mac100st_gmacrx-checksummingrx-checksumtx-checksummingtx-checksum-*sgscatter-gathertx-scatter-gather*tsotcp-segmentation-offloadtx-tcp*-segmentationufoudp-fragmentation-offloadtx-udp-fragmentationgsogeneric-segmentation-offloadtx-generic-segmentationgeneric-receive-offloadrx-grolarge-receive-offloadrx-lrorxvlanrx-vlan-offloadrx-vlan-hw-parsetxvlantx-vlan-offloadtx-vlan-hw-insertntuplentuple-filtersrx-ntuple-filterrxhashreceive-hashingrx-hashingdrvprobelinkifdownifuprx_errtx_errtx_queuedintrtx_donerx_statuspktdatahwAutonegotiate:	%s
RX:		%s
TX:		%s
RX negotiated:	%s
TX negotiated:	%s
Usage:
        ethtool DEVNAME	Display standard information about device
RX flow hash indirection table for %s with %llu RX ring(s):
ethtool: bad command line argument(s)
For more information run ethtool -h
Only showing first 32 private flags
Pre-set maximums:
RX:		%u
TX:		%u
Other:		%u
Combined:	%u
Current hardware settings:
RX:		%u
TX:		%u
Other:		%u
Combined:	%u
Cannot get device channel parameters
flag: %u, version: %u, length: %u
Can not allocate enough memory
Can not write all of dump data
Cannot get RX flow hash indirection table sizeCannot allocate memory for indirection tableCannot get RX flow hash indirection tableCannot get RX flow hash indir size and/or key sizeCannot allocate memory for RX flow hash configCannot get RX flow hash configurationTime stamping parameters for %s:
Cannot get device time stamping settingsHardware Transmit Timestamp Modes:Hardware Receive Filter Modes:Cannot get stats strings informationCannot allocate memory for test infoExternal loopback test was %sexecuted
Cannot restart autonegotiationdriver: %.*s
version: %.*s
firmware-version: %.*s
bus-info: %.*s
supports-statistics: %s
supports-test: %s
supports-eeprom-access: %s
supports-register-dump: %s
supports-priv-flags: %s
Cannot get device %s settings: %m
Cannot get device generic featuresCannot get device feature namesPre-set maximums:
RX:		%u
RX Mini:	%u
RX Jumbo:	%u
TX:		%u
Current hardware settings:
RX:		%u
RX Mini:	%u
RX Jumbo:	%u
TX:		%u
Cannot get device ring settingsstats-block-usecs: %u
sample-interval: %u
pkt-rate-low: %u
pkt-rate-high: %u

rx-usecs: %u
rx-frames: %u
rx-usecs-irq: %u
rx-frames-irq: %u

tx-usecs: %u
tx-frames: %u
tx-usecs-irq: %u
tx-frames-irq: %u

rx-usecs-low: %u
rx-frame-low: %u
tx-usecs-low: %u
tx-frame-low: %u

rx-usecs-high: %u
rx-frame-high: %u
tx-usecs-high: %u
tx-frame-high: %u

Cannot get device coalesce settingsCannot get device pause settingsCannot get wake-on-lan settings	Current message level: 0x%08x (%d)
			       Cannot get RX network flow hashing options - All matching flows discarded on RX
 use these fields for computing Hash flow key:
L4 bytes 0 & 1 [TCP/UDP src port]
L4 bytes 2 & 3 [TCP/UDP dst port]
Cannot get RX classification rule
RX classification rule retrieval failed
Cannot change RX network flow hashing optionsCannot add new rule via N-tupleCannot insert classification rule
Cannot delete classification rule
At least one weight must be non-zero
Total weight exceeds the size of the indirection table
Equal and weight options are mutually exclusive
Cannot set RX flow hash indirection tableCannot get RX flow hash indir size and key sizeCannot set RX flow hash configuration:
 Hash key setting not supported
Cannot allocate memory for RSS hash keyKey is too long for device (%u > %u)
Key is too short for device (%u < %u)
Cannot set RX flow hash configurationHex and raw dump cannot be specified together
Cannot get module EEPROM informationCannot allocate memory for Module EEPROM dataOnly setting first 32 private flags
Cannot get device channel parametersno channel parameters changed, aborting
current values: tx %u rx %u other %ucombined %u
Cannot set device channel parametersCannot allocate memory for EEPROM dataCannot allocate memory for register dumpCannot set device feature settingsCannot set device %s settings: %m
Cannot set device flag settingsCould not change any device features
no ring parameters changed, aborting
Cannot set device ring parametersno coalesce parameters changed, aborting
Cannot set device coalesce parametersno pause parameters changed, aborting
Cannot set device pause parametersCannot get current device settingsCannot get current wake-on-lan settingsCannot set new wake-on-lan settings		[ speed %d ]
		[ duplex half|full ]
		[ port tp|aui|bnc|mii|fibre ]
		[ mdix auto|on|off ]
		[ autoneg on|off ]
		[ advertise %x ]
		[ phyad %d ]
		[ xcvr internal|external ]
		[ wol p|u|m|b|a|g|s|d... ]
		[ sopass %x:%x:%x:%x:%x:%x ]
		[ msglvl %d | msglvl type on|off ... ]
		[ autoneg on|off ]
		[ rx on|off ]
		[ tx on|off ]
		[adaptive-rx on|off]
		[adaptive-tx on|off]
		[rx-usecs N]
		[rx-frames N]
		[rx-usecs-irq N]
		[rx-frames-irq N]
		[tx-usecs N]
		[tx-frames N]
		[tx-usecs-irq N]
		[tx-frames-irq N]
		[stats-block-usecs N]
		[pkt-rate-low N]
		[rx-usecs-low N]
		[rx-frames-low N]
		[tx-usecs-low N]
		[tx-frames-low N]
		[pkt-rate-high N]
		[rx-usecs-high N]
		[rx-frames-high N]
		[tx-usecs-high N]
		[tx-frames-high N]
		[sample-interval N]
		[ rx N ]
		[ rx-mini N ]
		[ rx-jumbo N ]
		[ tx N ]
-k|--show-features|--show-offloadGet state of protocol offload and other featuresSet protocol offload and other features		[ raw on|off ]
		[ file FILENAME ]
		[ raw on|off ]
		[ offset N ]
		[ length N ]
		[ magic N ]
		[ offset N ]
		[ length N ]
		[ value N ]
Show visible port identification (e.g. blinking)               [ TIME-IN-SECONDS ]
               [ online | offline | external_lb ]
-n|-u|--show-nfc|--show-ntupleShow Rx network flow classification options or rules		[ rx-flow-hash tcp4|udp4|ah4|esp4|sctp4|tcp6|udp6|ah6|esp6|sctp6 |
		  rule %d ]
-N|-U|--config-nfc|--config-ntupleConfigure Rx network flow classification options or rules		rx-flow-hash tcp4|udp4|ah4|esp4|sctp4|tcp6|udp6|ah6|esp6|sctp6 m|v|t|s|d|f|n|r... |
		flow-type ether|ip4|tcp4|udp4|sctp4|ah4|esp4
			[ src %x:%x:%x:%x:%x:%x [m %x:%x:%x:%x:%x:%x] ]
			[ dst %x:%x:%x:%x:%x:%x [m %x:%x:%x:%x:%x:%x] ]
			[ proto %d [m %x] ]
			[ src-ip %d.%d.%d.%d [m %d.%d.%d.%d] ]
			[ dst-ip %d.%d.%d.%d [m %d.%d.%d.%d] ]
			[ tos %d [m %x] ]
			[ l4proto %d [m %x] ]
			[ src-port %d [m %x] ]
			[ dst-port %d [m %x] ]
			[ spi %d [m %x] ]
			[ vlan-etype %x [m %x] ]
			[ vlan %x [m %x] ]
			[ user-def %x [m %x] ]
			[ action %d ]
			[ loc %d]] |
		delete %d
Show time stamping capabilities-x|--show-rxfh-indir|--show-rxfhShow Rx flow hash indirection and/or hash keySet Rx flow hash indirection and/or hash key		[ equal N | weight W0 W1 ... ]
		[ hkey %x:%x:%x:%x:%x:.... ]
Flash firmware image from the specified file to a region on the device               FILENAME [ REGION-NUMBER-TO-FLASH ]
Show permanent hardware address               [ rx N ]
               [ tx N ]
               [ other N ]
               [ combined N ]
Qeuery/Decode Module EEPROM information		[ raw on|off ]
		[ hex on|off ]
		[ offset N ]
		[ length N ]
		[ eee on|off ]
		[ advertise %x ]
		[ tx-lpi on|off ]
		[ tx-timer %d ]
hardware-transmit     (SOF_TIMESTAMPING_TX_HARDWARE)software-transmit     (SOF_TIMESTAMPING_TX_SOFTWARE)hardware-receive      (SOF_TIMESTAMPING_RX_HARDWARE)software-receive      (SOF_TIMESTAMPING_RX_SOFTWARE)software-system-clock (SOF_TIMESTAMPING_SOFTWARE)hardware-legacy-clock (SOF_TIMESTAMPING_SYS_HARDWARE)hardware-raw-clock    (SOF_TIMESTAMPING_RAW_HARDWARE)off                   (HWTSTAMP_TX_OFF)on                    (HWTSTAMP_TX_ON)one-step-sync         (HWTSTAMP_TX_ONESTEP_SYNC)none                  (HWTSTAMP_FILTER_NONE)all                   (HWTSTAMP_FILTER_ALL)some                  (HWTSTAMP_FILTER_SOME)ptpv1-l4-event        (HWTSTAMP_FILTER_PTP_V1_L4_EVENT)ptpv1-l4-sync         (HWTSTAMP_FILTER_PTP_V1_L4_SYNC)ptpv1-l4-delay-req    (HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ)ptpv2-l4-event        (HWTSTAMP_FILTER_PTP_V2_L4_EVENT)ptpv2-l4-sync         (HWTSTAMP_FILTER_PTP_V2_L4_SYNC)ptpv2-l4-delay-req    (HWTSTAMP_FILTER_PTP_V2_L4_DELAY_REQ)ptpv2-l2-event        (HWTSTAMP_FILTER_PTP_V2_L2_EVENT)ptpv2-l2-sync         (HWTSTAMP_FILTER_PTP_V2_L2_SYNC)ptpv2-l2-delay-req    (HWTSTAMP_FILTER_PTP_V2_L2_DELAY_REQ)ptpv2-event           (HWTSTAMP_FILTER_PTP_V2_EVENT)ptpv2-sync            (HWTSTAMP_FILTER_PTP_V2_SYNC)ptpv2-delay-req       (HWTSTAMP_FILTER_PTP_V2_DELAY_REQ)I@K@{K@^K@AK@$K@K@J@J@AK@AK@J@J@N@M@N@M@M@M@M@M@M@N@N@M@M@M@N@N@N@M@0N@ [@Z@\@\@{\@U\@,\@\@[@[@`[@%[@@@H@@H@H@@H@H@H@H@H@@H@H@@H@H@@H@ʊ@A~@AAA ;@A/A }@:AALAp9@_AuAv@A@AA8@AæAt@ѦAA(A7@PAAo@AAA4@%A=A@l@PAAcAPi@tAAAf@AAA4@ŧAߧAPT@HAAA1@AAA0@!AA0H@A8AAL@AA9Ap-@@A`A*@AQAT@AAlAP)@0AxAwA(@AAp&@AAAQ@ϨAAA%@AApd@$AA1A$@CAWAb@hAzAA_@@AhAA`@A©A]@̩AAݩA@AA@AA!A.A<AJA YAhAxAAAA AͪAߪAAAA8ApAAAAPAAAAA@ApAAAAPAAAA8ApAAA AA07AA07A$A07A*A@2A@8A@?A @CA @HA@A`@NA@SA@\Ap!AdA@lA@ADAuAVAzAQAAXAAXAAaAApbAApiAAhA'AAA3A̫AܫAAAAAA,AAAEA_A!"tAxAA#$ ȬAAŬA+,@A̬AAAAA%AA(A%:AAAPAaAhAxAAAAAAA A@AAAAíAͭAխA A@Descriptor Registers
Command Registers
StoppedDisabledEnabledNoYesInterrupt Registers
Link status Register
100Mbits/Sec10Mbits/ SecValidInvalid0x00100: Transmit descriptor base address register %08X
0x00140: Transmit descriptor length register 0x%08X
0x00120: Receive descriptor base address register %08X
0x00150: Receive descriptor length register 0x%08X
0x00048: Command 0 register  0x%08X
	Interrupts:				%s
	Device:					%s
0x00050: Command 2 register  0x%08X
	Promiscuous mode:			%s
	Retransmit on underflow:		%s
0x00054: Command 3 register  0x%08X
	Jumbo frame:				%s
	Admit only VLAN frame:	 		%s
	Delete VLAN tag:			%s
0x00064: Command 7 register  0x%08X
0x00038: Interrupt register  0x%08X
	Any interrupt is set: 			%s
	Link change interrupt:	  		%s
	Register 0 auto-poll interrupt:		%s
	Transmit interrupt:			%s
	Software timer interrupt:		%s
	Receive interrupt:			%s
0x00040: Interrupt enable register  0x%08X
	Link change interrupt:	  		%s
	Register 0 auto-poll interrupt:		%s
	Transmit interrupt:			%s
	Software timer interrupt:		%s
	Receive interrupt:			%s
Logical Address Filter Register
0x00168: Logical address filter register  0x%08X%08X
0x00030: Link status register  0x%08X
	Link status:	  		%s
	Auto negotiation complete	%s
	Duplex				%s
	Speed				%s
0x00030: Link status register  0x%08X
	Link status:	  		%s
0x40: CSR8 (Missed Frames Counter)       0x%08x
0x00: CSR0 (Bus Mode)                    0x%08x
      %s
      %s address space
      Cache alignment: %s
      Programmable burst length unlimited
      Programmable burst length %d longwords
      %s endian data buffers
      Descriptor skip length %d longwords
      %s bus arbitration scheme
      Software reset asserted
0x18: CSR3 (Rx Ring Base Address)        0x%08x
0x20: CSR4 (Tx Ring Base Address)        0x%08x
0x28: CSR5 (Status)                      0x%08x
%s      Transmit process %s
      Receive process %s
      Link %s
      Normal interrupts: %s%s%s
      Abnormal intr: %s%s%s%s%s%s%s%s
      Start/Stop Backoff Counter
      Flaky oscillator disable
0x30: CSR6 (Operating Mode)              0x%08x
%s%s      Transmit threshold %d bytes
      Transmit DMA %sabled
%s      Operating mode: %s
      %s duplex
%s%s%s%s%s%s%s      Receive DMA %sabled
      %s filtering mode
      Transmit buffer unavailable
      Transmit jabber timeout
      Receive buffer unavailable
      Receive watchdog timeout
      Abnormal interrupt summary
      Normal interrupt summary
0x38: CSR7 (Interrupt Mask)              0x%08x
%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s0x48: CSR9 (Ethernet Address ROM)        0x%08x
0x58: CSR11 (Full Duplex Autoconfig)     0x%08x
      Network connection error
0x60: CSR12 (SIA Status)                 0x%08x
%s%s%s%s%s%s%s      AUI_TP pin: %s
      AUI_TP pin autoconfiguration
      SIA PLL external input enable
      Encoder input multiplexer
      Serial interface input multiplexer
0x68: CSR13 (SIA Connectivity)           0x%08x
%s%s%s%s      External port output multiplexer select: %u%u%u%u
%s%s%s%s      %s interface selected
%s%s%s      Collision squelch enable
      Collision detect enable
0x70: CSR14 (SIA Transmit and Receive)   0x%08x
%s%s%s%s%s%s%s      %s
%s%s%s%s      Receive watchdog disable
      Receive watchdog release
0x78: CSR15 (SIA General)                0x%08x
%s%s%s%s%s%s%s%s%s%s0x00: CSR0 (Bus Mode)                    0x%08x
      %s endian descriptors
      %s
      %s address space
      Cache alignment: %s
      Normal interrupts: %s%s%s%s%s
      Abnormal intr: %s%s%s%s%s%s%s
      Special capture effect enabled
      Early receive interrupt
0x38: CSR7 (Interrupt Mask)              0x%08x
%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s0x48: CSR9 (Boot and Ethernet ROMs)      0x%08x
      Select bits: %s%s%s%s%s%s
      Data: %d%d%d%d%d%d%d%d
0x50: CSR10 (Boot ROM Address)           0x%08x
0x58: CSR11 (General Purpose Timer)      0x%08x
%s      Timer value: %u cycles
      Selected port receive activity
      Non-selected port receive activity
      Link partner negotiable
0x60: CSR12 (SIA Status)                 0x%08x
      Link partner code word 0x%04x
%s      NWay state: %s
%s%s%s%s%s%s%s%s%s%s%s      SIA register reset asserted
      CSR autoconfiguration enabled
0x68: CSR13 (SIA Connectivity)           0x%08x
      SIA Diagnostic Mode 0x%04x
      %s
%s%s      10base-T/AUI autosensing
0x70: CSR14 (SIA Transmit and Receive)   0x%08x
%s%s%s%s%s%s%s%s%s%s      %s
%s%s%s%s0x78: CSR15 (SIA General)                0x%08x
%s%s%s%s%s%s%s%s%s%s%s%s      %s port selected
%s%s%s16-longword boundary alignment32-longword boundary alignmentTransmit automatic polling every 200 secondsTransmit automatic polling every 800 secondsTransmit automatic polling every 1.6 milliseconds      Bus error: (unknown code, reserved)      Counter overflow
      No missed frames
      %u missed frames
21040 Registers
StandardDiagnosticRX-has-priorityRound-robinLittleBigfailRxOKTxNoBufs TxOK FD_Short AUI_TP RxTimeout RxStopped RxNoBufs TxUnder TxJabber TxStop PerfectHashdisen      Hash-only Filtering
      Pass Bad Frames
      Inverse Filtering
      Promisc Mode
      Pass All Multicast
      Forcing collisions
      Back pressure enabled
      Capture effect enabled
      Transmit interrupt
      Transmit stopped
      Transmit underflow
      Receive interrupt
      Receive stopped
      AUI_TP pin
      Full duplex
      Link fail
      System error
TPAUI      Autopolarity state
      PLL self-test done
      PLL self-test pass
      PLL sampler low
      PLL sampler high
      SIA reset
      CSR autoconfiguration
10base-T      APLL start
      Input enable
      Enable pins 1, 3
      Enable pins 2, 4
      Enable pins 5, 6, 7
      Encoder enable
      Loopback enable
      Driver enable
      Link pulse send enable
      Receive squelch enable
      Heartbeat enable
      Link test enable
      Autopolarity enable
      Set polarity plus
      Jabber disable
      Host unjab
      Jabber clock
      Test clock
      Force unsquelch
      Force link fail
      PLL self-test start
      Force receiver low
21041 Registers
EarlyRx TimerExp ANC       Link pass
      Timer expired
ExtReg SROM BootROM Read Mode       Continuous mode
      Unstable NLP detected
      Transmit remote fault
10base-T portAUI/BNC port      Must Be One
      Autonegotiation enable
BNC      GP LED1 enable
      GP LED1 on
      LED stretch disable
      GP LED2 enable
      GP LED2 on
not used8-longword boundary alignmentNo transmit automatic pollingstoppedrunning: fetch descrunning: chk pkt endrunning: wait for pktsuspendedrunning: closerunning: flushrunning: queuerunning: wait xmit endrunning: read bufunknown (reserved)running: setup packetrunning: close desc      Bus error: parity      Bus error: master abort      Bus error: target abortnormalinternal loopbackexternal loopbackunknown (not used)Compensation Disabled ModeHigh Power ModeNormal Compensation ModeAutonegotiation disableTransmit disableAbility detectAcknowledge detectComplete acknowledgeFLP link good, nway completeLink check
AA(AHA1AhAAAOAWAkAAAAAAOAWAAAA	AAA3AKAiAAAAAAAAAAH`AAAA	A!A2AAATAiAAASCB Status Word (Lower Word)             0x%04X
      RU Status:               Idle
      RU Status:               Suspended
      RU Status:               No Resources
      RU Status:               Ready
      RU Status:               Suspended with no more RBDs
      RU Status:               No Resources due to no more RBDs
      RU Status:               Ready with no RBDs present
      RU Status:               Unknown State
      CU Status:               Idle
      CU Status:               Suspended
      CU Status:              Active
      CU Status:               Unknown State
      ---- Interrupts Pending ----
      Flow Control Pause:                %s
      Early Receive:                     %s
      Software Generated Interrupt:      %s
      MDI Done:                          %s
      RU Not In Ready State:             %s
      CU Not in Active State:            %s
      RU Received Frame:                 %s
      CU Completed Command:              %s
SCB Command Word (Upper Word)            0x%04X
      RU Command:              No Command
      RU Command:              RU Start
      RU Command:              RU Resume
      RU Command:              RU Abort
      RU Command:              Load RU Base
      RU Command:              Unknown
      CU Command:              No Command
      CU Command:              CU Start
      CU Command:              CU Resume
      CU Command:              Load Dump Counters Address
      CU Command:              Dump Counters
      CU Command:              Load CU Base
      CU Command:              Dump & Reset Counters
      CU Command:              Unknown
      Software Generated Interrupt:      %s
      ---- Interrupts Masked ----
      ALL Interrupts:                    %s
      Flow Control Pause:                %s
      Early Receive:                     %s
      RU Not In Ready State:             %s
      CU Not in Active State:            %s
      RU Received Frame:                 %s
      CU Completed Command:              %s
MDI/MDI-X Status:                        MDI
MDI-X
Unknown
@@p@ܦ@P@0@@@Ш@@@@p@@P@@p@P@@0@@@@@@@@Щ@disabledenabledresetlittlebig10Mb/s100Mb/s1000Mb/sno link configPCI Express32-bit64-bit100MHz66MHzPCI133MHzPCI-Xdon't passfilteredignoredignoreaccept1/21/4reserved1/8163848192409620481024256512M88IGPunknownIGP2DownUp0-5050-8080-110110-140140+reverseforcedMII5-bitforce MDIforce MDIX1000 auto, 10/100 MDIwtf0x00000: CTRL (Device control register)  0x%08X
      Endian mode (buffers):             %s
      Link reset:                        %s
      Set link up:                       %s
      Invert Loss-Of-Signal:             %s
      Receive flow control:              %s
      Transmit flow control:             %s
      VLAN mode:                         %s
      Auto speed detect:                 %s
      Speed select:                      %s
      Force speed:                       %s
      Force duplex:                      %s
0x00008: STATUS (Device status register) 0x%08X
      Duplex:                            %s
      Link up:                           %s
      TBI mode:                          %s
      Link speed:                        %s
      Bus type:                          %s
      Port number:                       %s
      TBI mode:                          %s
      Link speed:                        %s
      Bus type:                          %s
      Bus speed:                         %s
      Bus width:                         %s
0x00100: RCTL (Receive control register) 0x%08X
      Receiver:                          %s
      Store bad packets:                 %s
      Unicast promiscuous:               %s
      Multicast promiscuous:             %s
      Long packet:                       %s
      Descriptor minimum threshold size: %s
      Broadcast accept mode:             %s
      VLAN filter:                       %s
      Canonical form indicator:          %s
      Discard pause frames:              %s
      Pass MAC control frames:           %s
      Receive buffer size:               %s
0x02808: RDLEN (Receive desc length)     0x%08X
0x02810: RDH   (Receive desc head)       0x%08X
0x02818: RDT   (Receive desc tail)       0x%08X
0x02820: RDTR  (Receive delay timer)     0x%08X
0x00400: TCTL (Transmit ctrl register)   0x%08X
      Transmitter:                       %s
      Pad short packets:                 %s
      Software XOFF Transmission:        %s
      Re-transmit on late collision:     %s
0x03808: TDLEN (Transmit desc length)    0x%08X
0x03810: TDH   (Transmit desc head)      0x%08X
0x03818: TDT   (Transmit desc tail)      0x%08X
0x03820: TIDV  (Transmit delay timer)    0x%08X
PHY type:                                %s
M88 PHY STATUS REGISTER:                 0x%08X
      Jabber:                            %s
      Polarity:                          %s
      Downshifted:                       %s
      MDI/MDIX:                          %s
      Cable Length Estimate:             %s meters
      Link State:                        %s
      Speed & Duplex Resolved:           %s
      Page Received:                     %s
      Duplex:                            %s
      Speed:                             %s mbps
M88 PHY CONTROL REGISTER:                0x%08X
      Jabber funtion:                    %s
      Auto-polarity:                     %s
      SQE Test:                          %s
      CLK125:                            %s
      Auto-MDIX:                         %s
      Extended 10Base-T Distance:        %s
      100Base-TX Interface:              %s
      Scrambler:                         %s
      Force Link Good:                   %s
      Assert CRS on Transmit:            %s
			









pausedundefinedSERDES0x00000: CTRL (Device control register)               0x%08X
       Invert Loss-Of-Signal:                         %s
       Receive flow control:                          %s
       Transmit flow control:                         %s
       VLAN mode:                                     %s
       Set link up:                                   %s
       D3COLD WakeUp capability advertisement:        %s
       Auto speed detect:                             %s
       Speed select:                                  %s
       Force speed:                                   %s
       Force duplex:                                  %s
0x00008: STATUS (Device status register)              0x%08X
       Duplex:                                        %s
       Link up:                                       %s
       Transmission:                                  %s
       DMA clock gating:                              %s
       TBI mode:                                      %s
       Link speed:                                    %s
       Bus type:                                      %s
0x00100: RCTL (Receive control register)              0x%08X
       Receiver:                                      %s
       Store bad packets:                             %s
       Unicast promiscuous:                           %s
       Multicast promiscuous:                         %s
       Long packet:                                   %s
       Descriptor minimum threshold size:             %s
       Broadcast accept mode:                         %s
       VLAN filter:                                   %s
       Cononical form indicator:                      %s
       Discard pause frames:                          %s
       Pass MAC control frames:                       %s
       Loopback mode:                                 %s
       Receive buffer size:                           %s
0x02808: RDLEN  (Receive desc length)                 0x%08X
0x02810: RDH    (Receive desc head)                   0x%08X
0x02818: RDT    (Receive desc tail)                   0x%08X
0x00400: TCTL (Transmit ctrl register)                0x%08X
       Transmitter:                                   %s
       Pad short packets:                             %s
       Software XOFF Transmission:                    %s
       Re-transmit on late collision:                 %s
0x03808: TDLEN       (Transmit desc length)           0x%08X
0x03810: TDH         (Transmit desc head)             0x%08X
0x03818: TDT         (Transmit desc tail)             0x%08X
0x00018: CTRL_EXT    (Extended device control)        0x%08X
0x00018: MDIC        (MDI control)                    0x%08X
0x00024: SCTL        (SERDES ANA)                     0x%08X
0x00034: CONNSW      (Copper/Fiber switch control)    0x%08X
0x00038: VET         (VLAN Ether type)                0x%08X
0x00E00: LEDCTL      (LED control)                    0x%08X
0x01000: PBA         (Packet buffer allocation)       0x%08X
0x01008: PBS         (Packet buffer size)             0x%08X
0x01048: FRTIMER     (Free running timer)             0x%08X
0x0104C: TCPTIMER    (TCP timer)                      0x%08X
0x00010: EEC         (EEPROM/FLASH control)           0x%08X
0x01580: EICR        (Extended interrupt cause)       0x%08X
0x01520: EICS        (Extended interrupt cause set)   0x%08X
0x01524: EIMS        (Extended interrup set/read)     0x%08X
0x01528: EIMC        (Extended interrupt mask clear)  0x%08X
0x0152C: EIAC        (Extended interrupt auto clear)  0x%08X
0x01530: EIAM        (Extended interrupt auto mask)   0x%08X
0x01500: ICR         (Interrupt cause read)           0x%08X
0x01504: ICS         (Interrupt cause set)            0x%08X
0x01508: IMS         (Interrupt mask set/read)        0x%08X
0x0150C: IMC         (Interrupt mask clear)           0x%08X
0x04100: IAC         (Interrupt assertion count)      0x%08X
0x01510: IAM         (Interr acknowledge auto-mask)   0x%08X
0x05AC0: IMIRVP      (Immed interr rx VLAN priority)  0x%08X
0x00028: FCAL        (Flow control address low)       0x%08X
0x0002C: FCAH        (Flow control address high)      0x%08X
0x00170: FCTTV       (Flow control tx timer value)    0x%08X
0x02160: FCRTL       (Flow control rx threshold low)  0x%08X
0x02168: FCRTH       (Flow control rx threshold high) 0x%08X
0x02460: FCRTV       (Flow control refresh threshold) 0x%08X
0x05000: RXCSUM      (Receive checksum control)       0x%08X
0x05004: RLPML       (Receive long packet max length) 0x%08X
0x05008: RFCTL       (Receive filter control)         0x%08X
0x05818: MRQC        (Multiple rx queues command)     0x%08X
0x0581C: VMD_CTL     (VMDq control)                   0x%08X
0x00404: TCTL_EXT    (Transmit control extended)      0x%08X
0x00410: TIPG        (Transmit IPG)                   0x%08X
0x03590: DTXCTL      (DMA tx control)                 0x%08X
0x05800: WUC         (Wake up control)                0x%08X
0x05808: WUFC        (Wake up filter control)         0x%08X
0x05810: WUS         (Wake up status)                 0x%08X
0x05838: IPAV        (IP address valid)               0x%08X
0x05900: WUPL        (Wake up packet length)          0x%08X
0x04200: PCS_CFG     (PCS configuration 0)            0x%08X
0x04208: PCS_LCTL    (PCS link control)               0x%08X
0x0420C: PCS_LSTS    (PCS link status)                0x%08X
0x04218: PCS_ANADV   (AN advertisement)               0x%08X
0x0421C: PCS_LPAB    (Link partner ability)           0x%08X
0x04220: PCS_NPTX    (Next Page transmit)             0x%08X
0x04224: PCS_LPABNP  (Link partner ability Next Page) 0x%08X
0x04000: CRCERRS     (CRC error count)                0x%08X
0x04004: ALGNERRC    (Alignment error count)          0x%08X
0x04008: SYMERRS     (Symbol error count)             0x%08X
0x0400C: RXERRC      (RX error count)                 0x%08X
0x04010: MPC         (Missed packets count)           0x%08X
0x04014: SCC         (Single collision count)         0x%08X
0x04018: ECOL        (Excessive collisions count)     0x%08X
0x0401C: MCC         (Multiple collision count)       0x%08X
0x04020: LATECOL     (Late collisions count)          0x%08X
0x04028: COLC        (Collision count)                0x%08X
0x04030: DC          (Defer count)                    0x%08X
0x04034: TNCRS       (Transmit with no CRS)           0x%08X
0x04038: SEC         (Sequence error count)           0x%08X
0x0403C: HTDPMC      (Host tx discrd pkts MAC count)  0x%08X
0x04040: RLEC        (Receive length error count)     0x%08X
0x04048: XONRXC      (XON received count)             0x%08X
0x0404C: XONTXC      (XON transmitted count)          0x%08X
0x04050: XOFFRXC     (XOFF received count)            0x%08X
0x04054: XOFFTXC     (XOFF transmitted count)         0x%08X
0x04058: FCRUC       (FC received unsupported count)  0x%08X
0x0405C: PRC64       (Packets rx (64 B) count)        0x%08X
0x04060: PRC127      (Packets rx (65-127 B) count)    0x%08X
0x04064: PRC255      (Packets rx (128-255 B) count)   0x%08X
0x04068: PRC511      (Packets rx (256-511 B) count)   0x%08X
0x0406C: PRC1023     (Packets rx (512-1023 B) count)  0x%08X
0x04070: PRC1522     (Packets rx (1024-max B) count)  0x%08X
0x04074: GPRC        (Good packets received count)    0x%08X
0x04078: BPRC        (Broadcast packets rx count)     0x%08X
0x0407C: MPRC        (Multicast packets rx count)     0x%08X
0x04080: GPTC        (Good packets tx count)          0x%08X
0x04088: GORCL       (Good octets rx count lower)     0x%08X
0x0408C: GORCH       (Good octets rx count upper)     0x%08X
0x04090: GOTCL       (Good octets tx count lower)     0x%08X
0x04094: GOTCH       (Good octets tx count upper)     0x%08X
0x040A0: RNBC        (Receive no buffers count)       0x%08X
0x040A4: RUC         (Receive undersize count)        0x%08X
0x040A8: RFC         (Receive fragment count)         0x%08X
0x040AC: ROC         (Receive oversize count)         0x%08X
0x040B0: RJC         (Receive jabber count)           0x%08X
0x040B4: MGPRC       (Management packets rx count)    0x%08X
0x040B8: MGPDC       (Management pkts dropped count)  0x%08X
0x040BC: MGPTC       (Management packets tx count)    0x%08X
0x040C0: TORL        (Total octets received lower)    0x%08X
0x040C4: TORH        (Total octets received upper)    0x%08X
0x040C8: TOTL        (Total octets transmitted lower) 0x%08X
0x040CC: TOTH        (Total octets transmitted upper) 0x%08X
0x040D0: TPR         (Total packets received)         0x%08X
0x040D4: TPT         (Total packets transmitted)      0x%08X
0x040D8: PTC64       (Packets tx (64 B) count)        0x%08X
0x040DC: PTC127      (Packets tx (65-127 B) count)    0x%08X
0x040E0: PTC255      (Packets tx (128-255 B) count)   0x%08X
0x040E4: PTC511      (Packets tx (256-511 B) count)   0x%08X
0x040E8: PTC1023     (Packets tx (512-1023 B) count)  0x%08X
0x040EC: PTC1522     (Packets tx (> 1024 B) count)    0x%08X
0x040F0: MPTC        (Multicast packets tx count)     0x%08X
0x040F4: BPTC        (Broadcast packets tx count)     0x%08X
0x040F8: TSCTC       (TCP segment context tx count)   0x%08X
0x04104: RPTHC       (Rx packets to host count)       0x%08X
0x04118: HGPTC       (Host good packets tx count)     0x%08X
0x04128: HGORCL      (Host good octets rx cnt lower)  0x%08X
0x0412C: HGORCH      (Host good octets rx cnt upper)  0x%08X
0x04130: HGOTCL      (Host good octets tx cnt lower)  0x%08X
0x04134: HGOTCH      (Host good octets tx cnt upper)  0x%08X
0x04138: LENNERS     (Length error count)             0x%08X
0x04228: SCVPC       (SerDes/SGMII code viol pkt cnt) 0x%08X
0x0A018: HRMPC       (Header redir missed pkt count)  0x%08X
0x0%02X: SRRCTL%d     (Split and replic rx ctl%d)       0x%08X
0x0%02X: PSRTYPE%d    (Packet split receive type%d)     0x%08X
0x0%02X: RDBAL%d      (Rx desc base addr low%d)         0x%08X
0x0%02X: RDBAH%d      (Rx desc base addr high%d)        0x%08X
0x0%02X: RDLEN%d      (Rx descriptor length%d)          0x%08X
0x0%02X: RDH%d        (Rx descriptor head%d)            0x%08X
0x0%02X: RDT%d        (Rx descriptor tail%d)            0x%08X
0x0%02X: RXDCTL%d     (Rx descriptor control%d)         0x%08X
0x0%02X: EITR%d       (Interrupt throttle%d)            0x%08X
0x0%02X: IMIR%d       (Immediate interrupt Rx%d)        0x%08X
0x0%02X: IMIREXT%d    (Immediate interr Rx extended%d)  0x%08X
0x0%02X: RAL%02d       (Receive address low%02d)          0x%08X
0x0%02X: RAH%02d       (Receive address high%02d)         0x%08X
0x0%02X: TDBAL%d      (Tx desc base address low%d)      0x%08X
0x0%02X: TDBAH%d      (Tx desc base address high%d)     0x%08X
0x0%02X: TDLEN%d      (Tx descriptor length%d)          0x%08X
0x0%02X: TDH%d        (Transmit descriptor head%d)      0x%08X
0x0%02X: TDT%d        (Transmit descriptor tail%d)      0x%08X
0x0%02X: TXDCTL%d     (Transmit descriptor control%d)   0x%08X
0x0%02X: TDWBAL%d     (Tx desc complete wb addr low%d)  0x%08X
0x0%02X: TDWBAH%d     (Tx desc complete wb addr hi%d)   0x%08X
0x0%02X: DCA_TXCTRL%d (Tx DCA control%d)                0x%08X
0x0%02X: IP4AT%d      (IPv4 address table%d)            0x%08X
0x0%02X: IP6AT%d      (IPv6 address table%d)            0x%08X
0x0%02X: WUPM%02d      (Wake up packet memory%02d)        0x%08X
0x0%02X: FFMT%03d     (Flexible filter mask table%03d)  0x%08X
0x0%02X: FFVT%03d     (Flexible filter value table%03d) 0x%08X
0x0%02X: FFLT%d       (Flexible filter length table%d)  0x%08X
0x03410: TDFH        (Tx data FIFO head)              0x%08X
0x03418: TDFT        (Tx data FIFO tail)              0x%08X
0x03420: TDFHS       (Tx data FIFO head saved)        0x%08X
0x03430: TDFPC       (Tx data FIFO packet count)      0x%08X
0x%04lx: %-16s 0x%08x
addr_lowaddr_highhash_table_highhash_table_lowr_des_startx_des_startr_buff_sizeecntrlieventimaskivecr_des_activex_des_activemii_datamii_speedr_boundr_fstartx_fstartfun_coder_cntrlr_hashx_cntrlMAL%d Registers
TX|CTP%d = 0x%08x 
   
RX|EMAC%d Registers
 IPCR = 0x%08x

ZMII%d Registers
RGMII%d Registers
FER    = %08x SSR = %08x

TAH%d Registers
RCBS%d = 0x%08x (%d) CFG = 0x%08x ESR = 0x%08x IER = 0x%08x
TX|CASR = 0x%08x CARR = 0x%08x EOBISR = 0x%08x DEIR = 0x%08x
RX|CASR = 0x%08x CARR = 0x%08x EOBISR = 0x%08x DEIR = 0x%08x
MR0   = 0x%08x MR1  = 0x%08x RMR = 0x%08x
ISR   = 0x%08x ISER = 0x%08x
TMR0  = 0x%08x TMR1 = 0x%08x
TRTR  = 0x%08x RWMR = 0x%08x
IAR   = %04x%08x
LSA   = %04x%08x
IAHT  = 0x%04x 0x%04x 0x%04x 0x%04x
GAHT  = 0x%04x 0x%04x 0x%04x 0x%04x
VTPID = 0x%04x VTCI = 0x%04x
IPGVR = 0x%04x STACR = 0x%08x
OCTX  = 0x%08x OCRX = 0x%08x
FER    = %08x SSR = %08x
SMIISR = %08x

REVID = %08x MR = %08x TSR = %08x
SSR0  = %08x SSR1 = %08x SSR2 = %08x
SSR3  = %08x SSR4 = %08x SSR5 = %08x

0x00000: CTRL0 (Device control register) 0x%08X
      Link reset:                        %s
      VLAN mode:                         %s
0x00010: STATUS (Device status register) 0x%08X
      Link up:                           %s
      Bus type:                          %s
      Bus speed:                         %s
      Bus width:                         %s
0x00100: RCTL (Receive control register) 0x%08X
      Receiver:                          %s
      Store bad packets:                 %s
      Unicast promiscuous:               %s
      Multicast promiscuous:             %s
      Descriptor minimum threshold size: %s
      Broadcast accept mode:             %s
      VLAN filter:                       %s
      Cononical form indicator:          %s
0x00120: RDLEN (Receive desc length)     0x%08X
0x00128: RDH   (Receive desc head)       0x%08X
0x00130: RDT   (Receive desc tail)       0x%08X
0x00138: RDTR  (Receive delay timer)     0x%08X
0x00600: TCTL (Transmit ctrl register)   0x%08X
      Transmitter:                       %s
0x00610: TDLEN (Transmit desc length)    0x%08X
0x00618: TDH   (Transmit desc head)      0x%08X
0x00620: TDT   (Transmit desc tail)      0x%08X
0x00628: TIDV  (Transmit delay timer)    0x%08X
1G10G0x042A4: LINKS (Link Status register)                 0x%08X
       Link Status:                                   %s
       Link Speed:                                    %s
0x05080: FCTRL (Filter Control register)              0x%08X
       Broadcast Accept:                              %s
       Unicast Promiscuous:                           %s
       Multicast Promiscuous:                         %s
       Store Bad Packets:                             %s
       Receive Flow Control Packets:                  %s
       Receive Priority Flow Control Packets:         %s
       Discard Pause Frames:                          %s
       Pass MAC Control Frames:                       %s
0x04294: MFLCN (TabMAC Flow Control register)         0x%08X
       Receive Flow Control Packets:                  %s
       Discard Pause Frames:                          %s
       Pass MAC Control Frames:                       %s
       Receive Priority Flow Control Packets:         %s
0x05088: VLNCTRL (VLAN Control register)              0x%08X
       VLAN Mode:                                     %s
       VLAN Filter:                                   %s
0x02100: SRRCTL0 (Split and Replic Rx Control 0)      0x%08X
       Receive Buffer Size:                           %uKB
0x03D00: RMCS (Receive Music Control register)        0x%08X
       Transmit Flow Control:                         %s
       Priority Flow Control:                         %s
0x04250: HLREG0 (Highlander Control 0 register)       0x%08X
       Transmit CRC:                                  %s
       Receive CRC Strip:                             %s
       Jumbo Frames:                                  %s
       Pad Short Frames:                              %s
       Loopback:                                      %s
0x00000: CTRL        (Device Control)                 0x%08X
0x00008: STATUS      (Device Status)                  0x%08X
0x00018: CTRL_EXT    (Extended Device Control)        0x%08X
0x00020: ESDP        (Extended SDP Control)           0x%08X
0x00028: EODSDP      (Extended OD SDP Control)        0x%08X
0x00200: LEDCTL      (LED Control)                    0x%08X
0x00048: FRTIMER     (Free Running Timer)             0x%08X
0x0004C: TCPTIMER    (TCP Timer)                      0x%08X
0x10010: EEC         (EEPROM/Flash Control)           0x%08X
0x10014: EERD        (EEPROM Read)                    0x%08X
0x1001C: FLA         (Flash Access)                   0x%08X
0x10110: EEMNGCTL    (Manageability EEPROM Control)   0x%08X
0x10114: EEMNGDATA   (Manageability EEPROM R/W Data)  0x%08X
0x10110: FLMNGCTL    (Manageability Flash Control)    0x%08X
0x1011C: FLMNGDATA   (Manageability Flash Read Data)  0x%08X
0x10120: FLMNGCNT    (Manageability Flash Read Count) 0x%08X
0x1013C: FLOP        (Flash Opcode)                   0x%08X
0x10200: GRC         (General Receive Control)        0x%08X
0x00800: EICR        (Extended Interrupt Cause)       0x%08X
0x00808: EICS        (Extended Interrupt Cause Set)   0x%08X
0x00880: EIMS        (Extended Interr. Mask Set/Read) 0x%08X
0x00888: EIMC        (Extended Interrupt Mask Clear)  0x%08X
0x00810: EIAC        (Extended Interrupt Auto Clear)  0x%08X
0x00890: EIAM        (Extended Interr. Auto Mask EN)  0x%08X
0x00820: EITR0       (Extended Interrupt Throttle 0)  0x%08X
0x00900: IVAR0       (Interrupt Vector Allocation 0)  0x%08X
0x00000: MSIXT       (MSI-X Table)                    0x%08X
0x02000: MSIXPBA     (MSI-X Pending Bit Array)        0x%08X
0x11068: PBACL       (MSI-X PBA Clear)                0x%08X
0x00898: GPIE        (General Purpose Interrupt EN)   0x%08X
0x03008: PFCTOP      (Priority Flow Ctrl Type Opcode) 0x%08X
0x%05X: FCCTV%d      (Flow Ctrl Tx Timer Value %d)     0x%08X
0x%05X: FCRTL%d      (Flow Ctrl Rx Threshold low %d)   0x%08X
0x%05X: FCRTH%d      (Flow Ctrl Rx Threshold High %d)  0x%08X
0x032A0: FCRTV       (Flow Control Refresh Threshold) 0x%08X
0x0CE00: TFCS        (Transmit Flow Control Status)   0x%08X
0x%05X: RDBAL%02d     (Rx Desc Base Addr Low %02d)       0x%08X
0x%05X: RDBAH%02d     (Rx Desc Base Addr High %02d)      0x%08X
0x%05X: RDLEN%02d     (Receive Descriptor Length %02d)   0x%08X
0x%05X: RDH%02d       (Receive Descriptor Head %02d)     0x%08X
0x%05X: RDT%02d       (Receive Descriptor Tail %02d)     0x%08X
0x%05X: RXDCTL%02d    (Receive Descriptor Control %02d)  0x%08X
0x%05X: SRRCTL%02d    (Split and Replic Rx Control %02d) 0x%08X
0x%05X: DCA_RXCTRL%02d (Rx DCA Control %02d)             0x%08X
0x02F00: RDRXCTL     (Receive DMA Control)            0x%08X
0x%05X: RXPBSIZE%d   (Receive Packet Buffer Size %d)   0x%08X
0x03000: RXCTRL      (Receive Control)                0x%08X
0x03D04: DROPEN      (Drop Enable Control)            0x%08X
0x05000: RXCSUM      (Receive Checksum Control)       0x%08X
0x05008: RFCTL       (Receive Filter Control)         0x%08X
0x%05X: RAL%02d       (Receive Address Low%02d)          0x%08X
0x%05X: RAH%02d       (Receive Address High %02d)        0x%08X
0x05480: PSRTYPE     (Packet Split Receive Type)      0x%08X
0x05090: MCSTCTRL    (Multicast Control)              0x%08X
0x05818: MRQC        (Multiple Rx Queues Command)     0x%08X
0x0581C: VMD_CTL     (VMDq Control)                   0x%08X
0x%05X: IMIR%d       (Immediate Interrupt Rx %d)       0x%08X
0x%05X: IMIREXT%d    (Immed. Interr. Rx Extended %d)   0x%08X
0x05AC0: IMIRVP      (Immed. Interr. Rx VLAN Prior.)  0x%08X
0x%05X: TDBAL%02d     (Tx Desc Base Addr Low %02d)       0x%08X
0x%05X: TDBAH%02d     (Tx Desc Base Addr High %02d)      0x%08X
0x%05X: TDLEN%02d     (Tx Descriptor Length %02d)        0x%08X
0x%05X: TDH%02d       (Transmit Descriptor Head %02d)    0x%08X
0x%05X: TDT%02d       (Transmit Descriptor Tail %02d)    0x%08X
0x%05X: TXDCTL%02d    (Tx Descriptor Control %02d)       0x%08X
0x%05X: TDWBAL%02d    (Tx Desc Compl. WB Addr low %02d)  0x%08X
0x%05X: TDWBAH%02d    (Tx Desc Compl. WB Addr High %02d) 0x%08X
0x07E00: DTXCTL      (DMA Tx Control)                 0x%08X
0x%05X: DCA_TXCTRL%02d (Tx DCA Control %02d)             0x%08X
0x0CB00: TIPG        (Transmit IPG Control)           0x%08X
0x%05X: TXPBSIZE%d   (Transmit Packet Buffer Size %d)  0x%08X
0x0CD10: MNGTXMAP    (Manageability Tx TC Mapping)    0x%08X
0x05800: WUC         (Wake up Control)                0x%08X
0x05808: WUFC        (Wake Up Filter Control)         0x%08X
0x05810: WUS         (Wake Up Status)                 0x%08X
0x05838: IPAV        (IP Address Valid)               0x%08X
0x05840: IP4AT       (IPv4 Address Table)             0x%08X
0x05880: IP6AT       (IPv6 Address Table)             0x%08X
0x05900: WUPL        (Wake Up Packet Length)          0x%08X
0x05A00: WUPM        (Wake Up Packet Memory)          0x%08X
0x09000: FHFT        (Flexible Host Filter Table)     0x%08X
0x07F40: DPMCS       (Desc. Plan Music Ctrl Status)   0x%08X
0x0CD00: PDPMCS      (Pkt Data Plan Music ctrl Stat)  0x%08X
0x050A0: RUPPBMR     (Rx User Prior to Pkt Buff Map)  0x%08X
0x%05X: RT2CR%d      (Receive T2 Configure %d)         0x%08X
0x%05X: RT2SR%d      (Recieve T2 Status %d)            0x%08X
0x%05X: TDTQ2TCCR%d  (Tx Desc TQ2 TC Config %d)        0x%08X
0x%05X: TDTQ2TCSR%d  (Tx Desc TQ2 TC Status %d)        0x%08X
0x%05X: TDPT2TCCR%d  (Tx Data Plane T2 TC Config %d)   0x%08X
0x%05X: TDPT2TCSR%d  (Tx Data Plane T2 TC Status %d)   0x%08X
0x04000: crcerrs     (CRC Error Count)                0x%08X
0x04004: illerrc     (Illegal Byte Error Count)       0x%08X
0x04008: errbc       (Error Byte Count)               0x%08X
0x04010: mspdc       (MAC Short Packet Discard Count) 0x%08X
0x%05X: mpc%d        (Missed Packets Count %d)         0x%08X
0x04034: mlfc        (MAC Local Fault Count)          0x%08X
0x04038: mrfc        (MAC Remote Fault Count)         0x%08X
0x04040: rlec        (Receive Length Error Count)     0x%08X
0x03F60: lxontxc     (Link XON Transmitted Count)     0x%08X
0x0CF60: lxonrxc     (Link XON Received Count)        0x%08X
0x03F68: lxofftxc    (Link XOFF Transmitted Count)    0x%08X
0x0CF68: lxoffrxc    (Link XOFF Received Count)       0x%08X
0x%05X: pxontxc%d    (Priority XON Tx Count %d)        0x%08X
0x%05X: pxonrxc%d    (Priority XON Received Count %d)  0x%08X
0x%05X: pxofftxc%d   (Priority XOFF Tx Count %d)       0x%08X
0x%05X: pxoffrxc%d   (Priority XOFF Received Count %d) 0x%08X
0x0405C: prc64       (Packets Received (64B) Count)   0x%08X
0x04060: prc127      (Packets Rx (65-127B) Count)     0x%08X
0x04064: prc255      (Packets Rx (128-255B) Count)    0x%08X
0x04068: prc511      (Packets Rx (256-511B) Count)    0x%08X
0x0406C: prc1023     (Packets Rx (512-1023B) Count)   0x%08X
0x04070: prc1522     (Packets Rx (1024-Max) Count)    0x%08X
0x04074: gprc        (Good Packets Received Count)    0x%08X
0x04078: bprc        (Broadcast Packets Rx Count)     0x%08X
0x0407C: mprc        (Multicast Packets Rx Count)     0x%08X
0x04080: gptc        (Good Packets Transmitted Count) 0x%08X
0x04088: gorcl       (Good Octets Rx Count Low)       0x%08X
0x0408C: gorch       (Good Octets Rx Count High)      0x%08X
0x04090: gotcl       (Good Octets Tx Count Low)       0x%08X
0x04094: gotch       (Good Octets Tx Count High)      0x%08X
0x%05X: rnbc%d       (Receive No Buffers Count %d)     0x%08X
0x040A4: ruc         (Receive Undersize count)        0x%08X
0x040A8: rfc         (Receive Fragment Count)         0x%08X
0x040AC: roc         (Receive Oversize Count)         0x%08X
0x040B0: rjc         (Receive Jabber Count)           0x%08X
0x040B4: mngprc      (Management Packets Rx Count)    0x%08X
0x040B8: mngpdc      (Management Pkts Dropped Count)  0x%08X
0x0CF90: mngptc      (Management Packets Tx Count)    0x%08X
0x040C0: torl        (Total Octets Rx Count Low)      0x%08X
0x040C4: torh        (Total Octets Rx Count High)     0x%08X
0x040D0: tpr         (Total Packets Received)         0x%08X
0x040D4: tpt         (Total Packets Transmitted)      0x%08X
0x040D8: ptc64       (Packets Tx (64B) Count)         0x%08X
0x040DC: ptc127      (Packets Tx (65-127B) Count)     0x%08X
0x040E0: ptc255      (Packets Tx (128-255B) Count)    0x%08X
0x040E4: ptc511      (Packets Tx (256-511B) Count)    0x%08X
0x040E8: ptc1023     (Packets Tx (512-1023B) Count)   0x%08X
0x040EC: ptc1522     (Packets Tx (1024-Max) Count)    0x%08X
0x040F0: mptc        (Multicast Packets Tx Count)     0x%08X
0x040F4: bptc        (Broadcast Packets Tx Count)     0x%08X
0x04120: xec         (XSUM Error Count)               0x%08X
0x%05X: qprc%02d      (Queue Packets Rx Count %02d)      0x%08X
0x%05X: qptc%02d      (Queue Packets Tx Count %02d)      0x%08X
0x%05X: qbrc%02d      (Queue Bytes Rx Count %02d)        0x%08X
0x%05X: qbtc%02d      (Queue Bytes Tx Count %02d)        0x%08X
0x04200: PCS1GCFIG   (PCS_1G Gloabal Config 1)        0x%08X
0x04208: PCS1GLCTL   (PCS_1G Link Control)            0x%08X
0x0420C: PCS1GLSTA   (PCS_1G Link Status)             0x%08X
0x04210: PCS1GDBG0   (PCS_1G Debug 0)                 0x%08X
0x04214: PCS1GDBG1   (PCS_1G Debug 1)                 0x%08X
0x04218: PCS1GANA    (PCS-1G Auto Neg. Adv.)          0x%08X
0x0421C: PCS1GANLP   (PCS-1G AN LP Ability)           0x%08X
0x04220: PCS1GANNP   (PCS_1G Auto Neg Next Page Tx)   0x%08X
0x04224: PCS1GANLPNP (PCS_1G Auto Neg LPs Next Page)  0x%08X
0x04244: HLREG1      (Highlander Status 1)            0x%08X
0x04248: PAP         (Pause and Pace)                 0x%08X
0x0424C: MACA        (MDI Auto-Scan Command and Addr) 0x%08X
0x04250: APAE        (Auto-Scan PHY Address Enable)   0x%08X
0x04254: ARD         (Auto-Scan Read Data)            0x%08X
0x04258: AIS         (Auto-Scan Interrupt Status)     0x%08X
0x0425C: MSCA        (MDI Single Command and Addr)    0x%08X
0x04260: MSRWD       (MDI Single Read and Write Data) 0x%08X
0x04264: MLADD       (MAC Address Low)                0x%08X
0x04268: MHADD       (MAC Addr High/Max Frame size)   0x%08X
0x0426C: TREG        (Test Register)                  0x%08X
0x04288: PCSS1       (XGXS Status 1)                  0x%08X
0x0428C: PCSS2       (XGXS Status 2)                  0x%08X
0x04290: XPCSS       (10GBASE-X PCS Status)           0x%08X
0x04298: SERDESC     (SERDES Interface Control)       0x%08X
0x0429C: MACS        (FIFO Status/CNTL Report)        0x%08X
0x042A0: AUTOC       (Auto Negotiation Control)       0x%08X
0x042A8: AUTOC2      (Auto Negotiation Control 2)     0x%08X
0x042AC: AUTOC3      (Auto Negotiation Control 3)     0x%08X
0x042B0: ANLP1       (Auto Neg Lnk Part. Ctrl Word 1) 0x%08X
0x042B0: ANLP2       (Auto Neg Lnk Part. Ctrl Word 2) 0x%08X
0x04800: ATLASCTL    (Atlas Analog Configuration)     0x%08X
0x02C20: RDSTATCTL   (Rx DMA Statistic Control)       0x%08X
0x%05X: RDSTAT%d     (Rx DMA Statistics %d)            0x%08X
0x02F08: RDHMPN      (Rx Desc Handler Mem Page num)   0x%08X
0x02F10: RIC_DW0     (Rx Desc Hand. Mem Read Data 0)  0x%08X
0x02F14: RIC_DW1     (Rx Desc Hand. Mem Read Data 1)  0x%08X
0x02F18: RIC_DW2     (Rx Desc Hand. Mem Read Data 2)  0x%08X
0x02F1C: RIC_DW3     (Rx Desc Hand. Mem Read Data 3)  0x%08X
0x02F20: RDPROBE     (Rx Probe Mode Status)           0x%08X
0x07C20: TDSTATCTL   (Tx DMA Statistic Control)       0x%08X
0x%05X: TDSTAT%d     (Tx DMA Statistics %d)            0x%08X
0x07F08: TDHMPN      (Tx Desc Handler Mem Page Num)   0x%08X
0x07F10: TIC_DW0     (Tx Desc Hand. Mem Read Data 0)  0x%08X
0x07F14: TIC_DW1     (Tx Desc Hand. Mem Read Data 1)  0x%08X
0x07F18: TIC_DW2     (Tx Desc Hand. Mem Read Data 2)  0x%08X
0x07F1C: TIC_DW3     (Tx Desc Hand. Mem Read Data 3)  0x%08X
0x07F20: TDPROBE     (Tx Probe Mode Status)           0x%08X
0x0C600: TXBUFCTRL   (TX Buffer Access Control)       0x%08X
0x0C610: TXBUFDATA0  (TX Buffer DATA 0)               0x%08X
0x0C614: TXBUFDATA1  (TX Buffer DATA 1)               0x%08X
0x0C618: TXBUFDATA2  (TX Buffer DATA 2)               0x%08X
0x0C61C: TXBUFDATA3  (TX Buffer DATA 3)               0x%08X
0x03600: RXBUFCTRL   (RX Buffer Access Control)       0x%08X
0x03610: RXBUFDATA0  (RX Buffer DATA 0)               0x%08X
0x03614: RXBUFDATA1  (RX Buffer DATA 1)               0x%08X
0x03618: RXBUFDATA2  (RX Buffer DATA 2)               0x%08X
0x0361C: RXBUFDATA3  (RX Buffer DATA 3)               0x%08X
0x%05X: PCIE_DIAG%d  (PCIe Diagnostic %d)              0x%08X
0x050A4: RFVAL       (Receive Filter Validation)      0x%08X
0x042B8: MDFTC1      (MAC DFT Control 1)              0x%08X
0x042C0: MDFTC2      (MAC DFT Control 2)              0x%08X
0x042C4: MDFTFIFO1   (MAC DFT FIFO 1)                 0x%08X
0x042C8: MDFTFIFO2   (MAC DFT FIFO 2)                 0x%08X
0x042CC: MDFTS       (MAC DFT Status)                 0x%08X
0x1106C: PCIEECCCTL  (PCIe ECC Control)               0x%08X
0x0C300: PBTXECC     (Packet Buffer Tx ECC)           0x%08X
0x03300: PBRXECC     (Packet Buffer Rx ECC)           0x%08X
Magic number 0x%08x does not match 0x%08x
0x00: CR (Command):                      0x%08x
      Transmit %s
      Receive %s
0x04: CFG (Configuration):               0x%08x
      %s Endian
      Boot ROM %s
      Internal Phy %s
      Phy Reset %s
      External Phy %s
      Default Auto-Negotiation %s, %s %s Mb %s Duplex
      Phy Interrupt %sAuto-Cleared
      Phy Configuration = 0x%02x
      Auto-Negotiation %s
      %s Polarity
      %s Duplex
      %d Mb/s
      Link %s
0x08: MEAR (EEPROM Access):              0x%08x
0x0c: PTSCR (PCI Test Control):          0x%08x
      EEPROM Self Test %s
      Rx Filter Self Test %s
      Tx FIFO Self Test %s
      Rx FIFO Self Test %s
      EEPROM Reload In Progress
0x10: ISR (Interrupt Status):            0x%08x
0x14: IMR (Interrupt Mask):              0x%08x
0x18: IER (Interrupt Enable):            0x%08x
0x20: TXDP (Tx Descriptor Pointer):      0x%08x
0x24: TXCFG (Tx Config):                 0x%08x
      Drain Threshhold = %d bytes (%d)
      Fill Threshhold = %d bytes (%d)
      Max DMA Burst per Tx = %d bytes
      Automatic Tx Padding %s
      Mac Loopback %s
      Heartbeat Ignore %s
      Carrier Sense Ignore %s
0x30: RXDP (Rx Descriptor Pointer):      0x%08x
0x34: RXCFG (Rx Config):                 0x%08x
      Drain Threshhold = %d bytes (%d)
      Max DMA Burst per Rx = %d bytes
      Long Packets %s
      Tx Packets %s
      Runt Packets %s
      Error Packets %s
0x3c: CCSR (CLKRUN Control/Status):      0x%08x
      CLKRUNN %s
      Power Management %s
      Power Management Event Pending
0x40: WCSR (Wake-on-LAN Control/Status): 0x%08x
      Wake on Phy Interrupt Enabled
      Wake on Unicast Packet Enabled
      Wake on Multicast Packet Enabled
      Wake on Broadcast Packet Enabled
      Wake on Pattern 0 Match Enabled
      Wake on Pattern 1 Match Enabled
      Wake on Pattern 2 Match Enabled
      Wake on Pattern 3 Match Enabled
      Wake on Magic Packet Enabled
      Magic Packet SecureOn Enabled
      Unicast Packet Received
      Multicast Packet Received
      Broadcast Packet Received
0x44: PCR (Pause Control/Status):        0x%08x
      Pause Counter = %d
      Pause %sNegotiated
      Pause on DA %s
      Pause on Mulitcast %s
      Pause %s
      PS_RCVD: Pause Frame Received
0x48: RFCR (Rx Filter Control):          0x%08x
      Unicast Hash %s
      Multicast Hash %s
      Arp %s
      Pattern 0 Match %s
      Pattern 1 Match %s
      Pattern 2 Match %s
      Pattern 3 Match %s
      Perfect Match %s
      All Unicast %s
      All Multicast %s
      All Broadcast %s
      Rx Filter %s
0x4c: RFDR (Rx Filter Data):             0x%08x
      PMATCH 1-0 = 0x%08x
      PMATCH 3-2 = 0x%08x
      PMATCH 5-4 = 0x%08x
      PCOUNT 1-0 = 0x%08x
      PCOUNT 3-2 = 0x%08x
      SOPASS 1-0 = 0x%08x
      SOPASS 3-2 = 0x%08x
      SOPASS 5-4 = 0x%08x
0x50: BRAR (Boot ROM Address):           0x%08x
      Automatically Increment Address
0x54: BRDR (Boot ROM Data):              0x%08x
0x58: SRR (Silicon Revision):            0x%08x
0x5c: MIBC (Mgmt Info Base Control):     0x%08x
      Counter Overflow Warning
0x60: MIB[0] (Rx Errored Packets):       0x%04x
0x64: MIB[1] (Rx Frame Sequence Errors): 0x%02x
0x68: MIB[2] (Rx Missed Packets):        0x%02x
0x6c: MIB[3] (Rx Alignment Errors):      0x%02x
0x70: MIB[4] (Rx Symbol Errors):         0x%02x
0x74: MIB[5] (Rx Long Frame Errors):     0x%02x
0x78: MIB[6] (Tx Heartbeat Errors):      0x%02x
0x80: BMCR (Basic Mode Control):         0x%04x
      %s Duplex
      Port is Powered %s
      Auto-Negotiation %s
      %d Mb/s
      Auto-Negotiation Restarting
0x84: BMSR (Basic Mode Status):          0x%04x
      Link %s
      %sCapable of Auto-Negotiation
      Auto-Negotiation %sComplete
      %sCapable of Preamble Suppression
      %sCapable of 10Base-T Half Duplex
      %sCapable of 10Base-T Full Duplex
      %sCapable of 100Base-TX Half Duplex
      %sCapable of 100Base-TX Full Duplex
      %sCapable of 100Base-T4
      Jabber Condition Detected
0x88: PHYIDR1 (PHY ID #1):               0x%04x
0x8c: PHYIDR2 (PHY ID #2):               0x%04x
      OUI = 0x%06x
      Model = 0x%02x (%d)
      Revision = 0x%01x (%d)
0x90: ANAR (Autoneg Advertising):        0x%04x
      Protocol Selector = 0x%02x (%d)
      Advertising 10Base-T Half Duplex
      Advertising 10Base-T Full Duplex
      Advertising 100Base-TX Half Duplex
      Advertising 100Base-TX Full Duplex
      Indicating Remote Fault
0x94: ANLPAR (Autoneg Partner):          0x%04x
      Supports 10Base-T Half Duplex
      Supports 10Base-T Full Duplex
      Supports 100Base-TX Half Duplex
      Supports 100Base-TX Full Duplex
      Indicates Acknowledgement
0x98: ANER (Autoneg Expansion):          0x%04x
      Link Partner Can %sAuto-Negotiate
      Link Code Word %sReceived
      Next Page %sSupported
      Link Partner Next Page %sSupported
      Parallel Detection Fault
0x9c: ANNPTR (Autoneg Next Page Tx):     0x%04x
0xc0: PHYSTS (Phy Status):               0x%04x
      Link %s
      %d Mb/s
      %s Duplex
      Auto-Negotiation %sComplete
      %s Polarity
0xc4: MICR (MII Interrupt Control):      0x%04x
0xc8: MISR (MII Interrupt Status):       0x%04x
      Rx Error Counter Half-Full Interrupt %s
      False Carrier Counter Half-Full Interrupt %s
      Auto-Negotiation Complete Interrupt %s
      Remote Fault Interrupt %s
      Jabber Interrupt %s
      Link Change Interrupt %s
0xcc: PGSEL (Phy Register Page Select):  0x%04x
0xd0: FCSCR (False Carrier Counter):     0x%04x
0xd4: RECR (Rx Error Counter):           0x%04x
0xd8: PCSR (100Mb/s PCS Config/Status):  0x%04x
      NRZI Bypass %s
      %s Signal Detect Algorithm
      %s Signal Detect Operation
      True Quiet Mode %s
      Rx Clock is %s
      4B/5B Operation %s
      Forced 100 Mb/s Good Link
0xe4: PHYCR (Phy Control):               0x%04x
      Phy Address = 0x%x (%d)
      %sPause Compatible with Link Partner
      LED Stretching %s
      Phy Self Test %s
      Self Test Sequence = PSR%d
0xe8: TBTSCR (10Base-T Status/Control):  0x%04x
      Jabber %s
      Heartbeat %s
      Polarity Auto-Sense/Correct %s
      %s Polarity %s
      Normal Link Pulse %s
      10 Mb/s Loopback %s
      Forced 10 Mb/s Good Link
0xe4: PMDCSR:                            0x%04x
0xf4: DSPCFG:                            0x%04x
0xf8: SDCFG:                             0x%04x
0xfc: TSTDAT:                            0x%04x
Address	Data
-------	------
0x%02x   	0x%04x
      %s Interrupt: %s
Mac/BIU Registers
Active      Reset In Progress
NormalReversedNot DoneNot Half/Full10/100AdvertiseIn ProgressPassedFailedRx CompleteRx DescriptorRx Packet ErrorRx Early ThresholdRx IdleRx OverrunTx Packet OKTx DescriptorTx Packet ErrorTx IdleTx UnderrunMIB ServiceSoftwarePower Management EventPhyHigh Bits ErrorRx Status FIFO OverrunReceived Target AbortReceived Master AbortSignaled System ErrorDetected Parity ErrorRx Reset CompleteTx Reset Complete      No Interrupts Active
Masked      Interrupts %s
RejectedAccepted      Wake on Arp Enabled
      SecureOn Hack Detected
      Phy Interrupt Received
      Arp Received
      Pattern 0 Received
      Pattern 1 Received
      Pattern 2 Received
      Pattern 3 Received
      Magic Packet Received
      Counters Frozen
      Value = %d
Internal Phy Registers
----------------------
      Port Isolated
      Loopback Enabled
      Remote Fault Detected
      Advertising 100Base-T4
      Advertising Pause
      Next Page Desired
      Supports 100Base-T4
      Supports Pause
      Indicates Remote Fault
Reverse      MII Interrupt Detected
      False Carrier Detected
      Rx Error Detected
      MII Interrupts %s
      MII Interrupt Pending
BypassedPhase-AdjustedFree-RunningForcedReducedEnhancedFailed or Not Run'Magic' Phy Registers
ForceDetectedDriver:  %s
Version: %s
APROM:   %04x CSR%02d:  BCR%02d:  MII%02d:  BABL CERR MISS MERR RINT IDON INTR RXON TXON TDMD STOP INIT BABLM MISSM MERRM RINTM TINTM IDONM DXSUFLO LAPPEN DXMT2PD EMBA BSWP EN124 DMAPLUS TXDPOLL APAD_XMT ASTRP_RCV MFCO MFCON UINTCMD UINT RCVCCO RCVCCOM TXSTRT TXSTRTM JAB JABM TOKINTD LTINTEN SINT SINTE SLPINT SLPINTE EXDINT EXDINTE MPPLBA MPINT MPINTE MPEN MPMODE SPND FASTSPNDE RXFRTG RDMD RXDPOLL STINT STINTE MREINT MREINTE MAPINT MAPINTE MCCINT MCCINTE MCCIINT MCCIINTE MIIPDTINT MIIPDTINTE   PCnet/PCI 79C970
  PCnet/PCI II 79C970A
  PCnet/FAST 79C971
  PCnet/FAST+ 79C972
  PCnet/FAST III 79C973
  PCnet/Home 79C978
  PCnet/FAST III 79C975
  PCnet/PRO 79C976
VER: %04x  PARTIDU: %04x
TMAULOOP LEDPE APROMWE INTLEVEL EADISEL AWAKE ASEL XMAUSEL PVALID EEDET CSR0:   Status and Control         0x%04x
  CSR3:   Interrupt Mask             0x%04x
  CSR4:   Test and Features          0x%04x
  CSR5:   Ext Control and Int 1      0x%04x
  CSR7:   Ext Control and Int 2      0x%04x
  CSR15:  Mode                       0x%04x
CSR40:  Current RX Byte Count      0x%04x
CSR41:  Current RX Status          0x%04x
CSR42:  Current TX Byte Count      0x%04x
CSR43:  Current TX Status          0x%04x
CSR88:  Chip ID Lower              0x%04x
CSR89:  Chip ID Upper              0x%04x
  CSR112: Missed Frame Count         0x%04x
CSR114: RX Collision Count         0x%04x
BCR2:   Misc. Configuration        0x%04x
  BCR9:   Full-Duplex Control        0x%04x
BCR18:  Burst and Bus Control      0x%04x
BCR19:  EEPROM Control and Status  0x%04x
  BCR23:  PCI Subsystem Vendor ID    0x%04x
BCR24:  PCI Subsystem ID           0x%04x
BCR31:  Software Timer             0x%04x
BCR32:  MII Control and Status     0x%04x
BCR35:  PCI Vendor ID              0x%04x
RxErr TxErr RxNoBuf LinkChg RxFIFO TxNoBuf SWInt TimeOut SERR       %s%s%s%s%s%s%s%s%s%s%s
ERxOK ERxOverWrite ERxBad ERxGood       %s%s%s%s
, RESET      Big-endian mode
      Home LAN enable
      VLAN de-tagging
      RX checksumming
      PCI 64-bit DAC
      PCI Multiple RW
RTL-8139RTL-8139-KRTL-8139ARTL-8139A-GRTL-8139BRTL-8130RTL-8139CRTL-8100RTL-8100B/8139DRTL-8139C+RTL-8101RTL-8169RTL-8169SRTL-8110SRTL-8169/8110SBRTL-8169/8110SCdRTL-8169/8110SCeRTL-8168/8111BbRTL-8168/8111BefRTL-8101EbcRTL-8100E(1)RTL-8100E(2)Unknown RealTek chip (mask: 0x%08x)
RealTek %s registers:
--------------------------------------------------------
0x00: MAC Address                      %02x:%02x:%02x:%02x:%02x:%02x
0x08: Multicast Address Filter     0x%08x 0x%08x
0x10: Dump Tally Counter Command   0x%08x 0x%08x
0x20: Tx Normal Priority Ring Addr 0x%08x 0x%08x
0x28: Tx High Priority Ring Addr   0x%08x 0x%08x
0x10: Transmit Status Desc 0                  0x%08x
0x14: Transmit Status Desc 1                  0x%08x
0x18: Transmit Status Desc 2                  0x%08x
0x1C: Transmit Status Desc 3                  0x%08x
0x20: Transmit Start Addr  0                  0x%08x
0x24: Transmit Start Addr  1                  0x%08x
0x28: Transmit Start Addr  2                  0x%08x
0x2C: Transmit Start Addr  3                  0x%08x
0x30: Flash memory read/write                 0x%08x
0x30: Rx buffer addr (C mode)                 0x%08x
0x34: Early Rx Byte Count                       %8u
0x36: Early Rx Status                               0x%02x
0x37: Command                                       0x%02x
      Rx %s, Tx %s%s
0x38: Current Address of Packet Read (C mode)     0x%04x
0x3A: Current Rx buffer address (C mode)          0x%04x
0x3C: Interrupt Mask                              0x%04x
0x3E: Interrupt Status                            0x%04x
0x40: Tx Configuration                        0x%08x
0x44: Rx Configuration                        0x%08x
0x48: Timer count                             0x%08x
0x4C: Missed packet counter                     0x%06x
0x50: EEPROM Command                                0x%02x
0x51: Config 0                                      0x%02x
0x52: Config 1                                      0x%02x
0x53: Config 2                                      0x%02x
0x54: Config 3                                      0x%02x
0x55: Config 4                                      0x%02x
0x56: Config 5                                      0x%02x
0x58: Timer interrupt                         0x%08x
0x5C: Multiple Interrupt Select                   0x%04x
0x60: PHY access                              0x%08x
0x54: Timer interrupt                         0x%08x
0x58: Media status                                  0x%02x
0x59: Config 3                                      0x%02x
0x5A: Config 4                                      0x%02x
0x64: TBI control and status                  0x%08x
0x68: TBI Autonegotiation advertisement (ANAR)    0x%04x
0x6A: TBI Link partner ability (LPAR)             0x%04x
0x6C: PHY status                                    0x%02x
0x84: PM wakeup frame 0            0x%08x 0x%08x
0x8C: PM wakeup frame 1            0x%08x 0x%08x
0x94: PM wakeup frame 2 (low)      0x%08x 0x%08x
0x9C: PM wakeup frame 2 (high)     0x%08x 0x%08x
0xA4: PM wakeup frame 3 (low)      0x%08x 0x%08x
0xAC: PM wakeup frame 3 (high)     0x%08x 0x%08x
0xB4: PM wakeup frame 4 (low)      0x%08x 0x%08x
0xBC: PM wakeup frame 4 (high)     0x%08x 0x%08x
0xC4: Wakeup frame 0 CRC                          0x%04x
0xC6: Wakeup frame 1 CRC                          0x%04x
0xC8: Wakeup frame 2 CRC                          0x%04x
0xCA: Wakeup frame 3 CRC                          0x%04x
0xCC: Wakeup frame 4 CRC                          0x%04x
0xDA: RX packet maximum size                      0x%04x
0x78: PHY parameter 1                         0x%08x
0x7C: Twister parameter                       0x%08x
0x80: PHY parameter 2                               0x%02x
0x82: Low addr of a Tx Desc w/ Tx DMA OK          0x%04x
0x82: MII register                                  0x%02x
0x84: PM CRC for wakeup frame 0                     0x%02x
0x85: PM CRC for wakeup frame 1                     0x%02x
0x86: PM CRC for wakeup frame 2                     0x%02x
0x87: PM CRC for wakeup frame 3                     0x%02x
0x88: PM CRC for wakeup frame 4                     0x%02x
0x89: PM CRC for wakeup frame 5                     0x%02x
0x8A: PM CRC for wakeup frame 6                     0x%02x
0x8B: PM CRC for wakeup frame 7                     0x%02x
0x8C: PM wakeup frame 0            0x%08x 0x%08x
0x94: PM wakeup frame 1            0x%08x 0x%08x
0x9C: PM wakeup frame 2            0x%08x 0x%08x
0xA4: PM wakeup frame 3            0x%08x 0x%08x
0xAC: PM wakeup frame 4            0x%08x 0x%08x
0xB4: PM wakeup frame 5            0x%08x 0x%08x
0xBC: PM wakeup frame 6            0x%08x 0x%08x
0xC4: PM wakeup frame 7            0x%08x 0x%08x
0xCC: PM LSB CRC for wakeup frame 0                 0x%02x
0xCD: PM LSB CRC for wakeup frame 1                 0x%02x
0xCE: PM LSB CRC for wakeup frame 2                 0x%02x
0xCF: PM LSB CRC for wakeup frame 3                 0x%02x
0xD0: PM LSB CRC for wakeup frame 4                 0x%02x
0xD1: PM LSB CRC for wakeup frame 5                 0x%02x
0xD2: PM LSB CRC for wakeup frame 6                 0x%02x
0xD3: PM LSB CRC for wakeup frame 7                 0x%02x
0xD4: Flash memory read/write                 0x%08x
0xD8: Config 5                                      0x%02x
0xE0: C+ Command                                  0x%04x
0xE2: Interrupt Mitigation                        0x%04x
      TxTimer:       %u
      TxPackets:     %u
      RxTimer:       %u
      RxPackets:     %u
0xE4: Rx Ring Addr                 0x%08x 0x%08x
0xEC: Early Tx threshold                            0x%02x
0xFC: External MII register                   0x%08x
0xF0: Func Event                              0x%08x
0xF4: Func Event Mask                         0x%08x
0xF8: Func Preset State                       0x%08x
0xFC: Func Force Event                        0x%08x
0x5E: PCI revision id                               0x%02x
0x60: Transmit Status of All Desc (C mode)        0x%04x
0x62: MII Basic Mode Control Register             0x%04x
0x64: MII Basic Mode Status Register              0x%04x
0x66: MII Autonegotiation Advertising             0x%04x
0x68: MII Link Partner Ability                    0x%04x
0x6A: MII Expansion                               0x%04x
0x6C: MII Disconnect counter                      0x%04x
0x6E: MII False carrier sense counter             0x%04x
0x70: MII Nway test                               0x%04x
0x72: MII RX_ER counter                           0x%04x
0x74: MII CS configuration                        0x%04x
Address   	Data
----------	----
0x%08x	0x%02x
Offset	Value
------	----------
0x%04x	0x%08x

PCI config
----------
 %02xAddr %d            %02X%c
MAC Addresses
GenesisYukonYukon-LiteYukon-LPYukon-2 XLYukon ExtremeYukon-2 EC UltraYukon-2 ECYukon-2 FEYukon-2 FE PlusYukon SupremeYukon Ultra 2Yukon Optima(Unknown) (rev %d)

%s Prefetch
Control               0x%08X
Last Index            %u
TX1 report            %u
TX2 report            %u
TX threshold          %u
Put Index             %u
Get Index             %u
	Init 0x%08X Value 0x%08X
Control Registers
Moderation Timer
%s (disabled)

%s
%12s address:  %02X %02XPhysical%-32s 0x%08X

Bus Management Unit
StatusReceive 1Transmit 1Receive 2Transmit 2
Status FIFO
Status levelTX statusISRRx GMAC 1Tx GMAC 1Receive Queue 1Sync Transmit Queue 1Async Transmit Queue 1Receive RAMbuffer 1Sync Transmit RAMbuffer 1Async Transmit RAMbuffer 1Receive RAMbuffer 2Sync Transmit RAMbuffer 2Async Transmit RAMbuffer 21Rx GMAC 2Tx GMAC 2Blink SourceReceive MAC FIFO 1Transmit MAC FIFO 1Receive Queue 2Async Transmit Queue 2Sync Transmit Queue 2Receive MAC FIFO 2Transmit MAC FIFO 2Descriptor PollEnd AddressAlmost Full ThreshControl/TestFIFO Flush MaskFIFO Flush ThresholdTruncation ThresholdUpper Pause ThresholdLower Pause ThresholdVLAN TagFIFO Write PointerFIFO Write LevelFIFO Read PointerFIFO Read LevelConnector type               0x%02X (%c)
PMD type                     0x%02X (%c)
PHY type                     0x%02X
Chip Id                      0x%02X Ram Buffer                   0x%02X
Start Address         0x%08x%08x
	Test 0x%02X       Control 0x%02X
Register Access Port             0x%02X
LED Control/Status               0x%08X
Interrupt Source                 0x%08X
Interrupt Mask                   0x%08X
Interrupt Hardware Error Source  0x%08X
Interrupt Hardware Error Mask    0x%08X
Interrupt Control                0x%08X
Interrupt Moderation Mask        0x%08X
Hardware Moderation Mask         0x%08X
General Purpose  I/O             0x%08X
Descriptor Address       0x%08X%08X
Address Counter          0x%08X%08X
Current Byte Counter             %d
BMU Control/Status               0x%08X
Flag & FIFO Address              0x%08X
Control                          0x%08X
Next                             0x%08X
Data                     0x%08X%08X
Status                           0x%08X
Timestamp                        0x%08X
Csum1      Offset %4d Position  %d
Csum2      Offset %4d Position  %d
Csum Start 0x%04X Pos %4d Write %d
Buffer control                   0x%04X
Byte Counter                     %d
Descriptor Address               0x%08X%08X
Done                             0x%04X
Request                          0x%08X%08X
Start Address                    0x%08X
End Address                      0x%08X
Write Pointer                    0x%08X
Read Pointer                     0x%08X
Upper Threshold/Pause Packets    0x%08X
Lower Threshold/Pause Packets    0x%08X
Upper Threshold/High Priority    0x%08X
Lower Threshold/High Priority    0x%08X
Packet Counter                   0x%08X
Level                            0x%08X
Status                       0x%04X
Control                      0x%04X
Transmit                     0x%04X
Receive                      0x%04X
Transmit flow control        0x%04X
Transmit parameter           0x%04X
Serial mode                  0x%04X
CSR Receive Queue 1              0x%08X
CSR Sync Queue 1                 0x%08X
CSR Async Queue 1                0x%08X
CSR Receive Queue 2              0x%08X
CSR Async Queue 2                0x%08X
CSR Sync Queue 2                 0x%08X
	Write Pointer            0x%02X
	Read Pointer             0x%02X
	Level                    0x%02X
	Watermark                0x%02X
	ISR Watermark            0x%02X

GMAC control             0x%04X
GPHY control             0x%04X
LINK control             0x%02hX
Control/Test                     0x%08X
B
B B-B=BRBgB}BBBBBBcmd%08x = %08x
ethtool_regs
%-20s = %04x
%-20s = %04x
LAN911x Registers
index 1, MAC_CR   = 0x%08X
index 2, ADDRH    = 0x%08X
index 3, ADDRL    = 0x%08X
index 4, HASHH    = 0x%08X
index 5, HASHL    = 0x%08X
index 6, MII_ACC  = 0x%08X
index 7, MII_DATA = 0x%08X
index 8, FLOW     = 0x%08X
index 9, VLAN1    = 0x%08X
index A, VLAN2    = 0x%08X
index B, WUFF     = 0x%08X
index C, WUCSR    = 0x%08X
PHY Registers
index 7, Reserved = 0x%04X
index 8, Reserved = 0x%04X
index 9, Reserved = 0x%04X
index 10, Reserved = 0x%04X
index 11, Reserved = 0x%04X
index 12, Reserved = 0x%04X
index 13, Reserved = 0x%04X
index 14, Reserved = 0x%04X
index 15, Reserved = 0x%04X
index 19, Reserved = 0x%04X
index 20, TSTCNTL = 0x%04X
index 21, TSTREAD1 = 0x%04X
index 22, TSTREAD2 = 0x%04X
index 23, TSTWRITE = 0x%04X
index 24, Reserved = 0x%04X
index 25, Reserved = 0x%04X
index 26, Reserved = 0x%04X
offset 0x50, ID_REV       = 0x%08X
offset 0x54, INT_CFG      = 0x%08X
offset 0x58, INT_STS      = 0x%08X
offset 0x5C, INT_EN       = 0x%08X
offset 0x60, RESERVED     = 0x%08X
offset 0x64, BYTE_TEST    = 0x%08X
offset 0x68, FIFO_INT     = 0x%08X
offset 0x6C, RX_CFG       = 0x%08X
offset 0x70, TX_CFG       = 0x%08X
offset 0x74, HW_CFG       = 0x%08X
offset 0x78, RX_DP_CTRL   = 0x%08X
offset 0x7C, RX_FIFO_INF  = 0x%08X
offset 0x80, TX_FIFO_INF  = 0x%08X
offset 0x84, PMT_CTRL     = 0x%08X
offset 0x88, GPIO_CFG     = 0x%08X
offset 0x8C, GPT_CFG      = 0x%08X
offset 0x90, GPT_CNT      = 0x%08X
offset 0x94, FPGA_REV     = 0x%08X
offset 0x98, ENDIAN       = 0x%08X
offset 0x9C, FREE_RUN     = 0x%08X
offset 0xA0, RX_DROP      = 0x%08X
offset 0xA4, MAC_CSR_CMD  = 0x%08X
offset 0xA8, MAC_CSR_DATA = 0x%08X
offset 0xAC, AFC_CFG      = 0x%08X
offset 0xB0, E2P_CMD      = 0x%08X
offset 0xB4, E2P_DATA     = 0x%08X
index 0, Basic Control Reg = 0x%04X
index 1, Basic Status Reg  = 0x%04X
index 2, PHY identifier 1  = 0x%04X
index 3, PHY identifier 2  = 0x%04X
index 4, Auto Negotiation Advertisement Reg = 0x%04X
index 5, Auto Negotiation Link Partner Ability Reg = 0x%04X
index 6, Auto Negotiation Expansion Register = 0x%04X
index 16, Silicon Revision Reg = 0x%04X
index 17, Mode Control/Status Reg = 0x%04X
index 18, Special Modes = 0x%04X
index 27, Control/Status Indication = 0x%04X
index 28, Special internal testability = 0x%04X
index 29, Interrupt Source Register = 0x%04X
index 30, Interrupt Mask Register = 0x%04X
index 31, PHY Special Control/Status Register = 0x%04X
Hardware Version                    %s
503_ISL3861503_ISL3863        503    503_ACC        505   505_2958       505A     505AMXBBBBBBBB%x%s: %s = 
%s:
%4zu Row  %-*s%4zu %*sINT_ADR_KERINT_ADR_CHARHW_INITUSR_EV_CFGEE_SPI_HCMDEE_SPI_HADREE_SPI_HDATAEE_BASE_PAGEEE_VPD_CFG0NIC_STATGPIO_CTLGLB_CTLDP_CTRLMEM_STATCS_DEBUGALTERA_BUILDCSR_SPAREPCIE_SD_CTL0123PCIE_SD_CTL45PCIE_PCS_CTL_STATEVQ_CTLEVQ_CNT1EVQ_CNT2BUF_TBL_CFGSRM_RX_DC_CFGSRM_TX_DC_CFGSRM_CFGSRM_UPD_EVQSRAM_PARITYRX_FILTER_CTLRX_DC_PF_WMRX_RSS_TKEYRX_SELF_RSTRX_RSS_IPV6_REG1RX_RSS_IPV6_REG2RX_RSS_IPV6_REG3TX_CHKSM_CFGTX_RESERVEDTX_PACETX_VLANTX_IPFIL_PORTENMD_TXDMD_RXDMD_CSMD_PHY_ADRMD_IDMAC_STAT_DMAMAC_CTRLGEN_MODEMAC_MC_HASH_REG0MAC_MC_HASH_REG1GM_CFG1GM_CFG2GM_MAX_FLENGM_ADR1GM_ADR2GMF_CFG0GMF_CFG1GMF_CFG2GMF_CFG3GMF_CFG4GMF_CFG5TX_SRC_MAC_CTLXM_ADR_LOXM_ADR_HIXM_GLB_CFGXM_TX_CFGXM_RX_CFGXM_MGT_INT_MASKXM_FCXM_PAUSE_TIMEXM_TX_PARAMXM_RX_PARAMXX_PWR_RSTXX_SD_CTLXX_TXDRV_CTLTX_IPFIL_TBLTX_SRC_MAC_TBLRX_DESC_PTR_TBL_KERRX_DESC_PTR_TBLTX_DESC_PTR_TBL_KERTX_DESC_PTR_TBLEVQ_PTR_TBL_KEREVQ_PTR_TBLBUF_FULL_TBL_KERBUF_FULL_TBLRX_MAC_FILTER_TBL0TIMER_TBLTX_PACE_TBLRX_INDIRECTION_TBLTX_MAC_FILTER_TBL0MC_TREG_SMEMRX_FILTER_TBL0ADR_REGION0ADR_REGION1ADR_REGION2ADR_REGION3DRV_INT_EN_KERKER_INT_KERKER_INT_CHARKER_INT_LEVE_SELDRV_INT_EN_CHARCHAR_INT_KERCHAR_INT_CHARCHAR_INT_LEVE_SELNORM_INT_VEC_DIS_KERNORM_INT_VEC_DIS_CHARTLP_TDTD_SELATTR_SELTLP_EPUS_DISABLEWD_TIMERINTA_VECINTB_VECTLP_ATTRTLP_TCPOST_WR_MASKFC_BLOCKING_ENB2B_REQ_ENPE_EIDLE_DISTX_RREQ_MASK_ENDOORBELL_DROPTRGT_MASK_ALLTX_MRG_TAGSPCIE_CPL_TIMEOUT_CTRLBDMRD_CPLF_FULLDFLT_EVQUSREV_DISEE_SPI_HCMD_ENCEE_SPI_HCMD_ADBCNTEE_SPI_HCMD_DUBCNTEE_SPI_HCMD_READEE_SPI_HCMD_DABCNTEE_SPI_HCMD_SF_SELEE_WR_TIMER_ACTIVEEE_SPI_HCMD_CMD_ENEE_SPI_HADR_ADREE_SPI_HADR_DUBYTEEE_SPI_HDATA0EE_SPI_HDATA1EE_SPI_HDATA2EE_SPI_HDATA3EE_EXP_ROM_WINDOW_BASEEE_EXPROM_MASKEE_VPD_ENEE_VPD_EN_AD9_MODEEE_VPD_DEV_SF_SELEE_VPD_ACCESS_BLOCKEE_VPD_ACCESS_ONEE_VPD_AD_SIZEEE_VPD_LENGTHEE_VPD_BASEEE_VPD_WR_CMD_ENEE_VPDW_BASEEE_VPDW_LENGTHEE_EE_WR_TMR_VALUEEE_EE_CLOCK_DIVEE_VPD_WIP_POLLEE_SF_CLOCK_DIVEE_SF_FASTRD_ENSTRAP_PINSATE_MODEEE_PRSTSF_PRSTONCHIP_SRAMREVISION_IDEE_STRAPEE_STRAP_ENAER_DISGPIO0_PWRUP_VALUEGPIO1_PWRUP_VALUEGPIO2_PWRUP_VALUEGPIO3_PWRUP_VALUEGPIO4_PWRUP_VALUEGPIO5_PWRUP_VALUEGPIO6_PWRUP_VALUEGPIO7_PWRUP_VALUEGPIO0_INGPIO1_INGPIO2_INGPIO3_INGPIO4_INGPIO5_INGPIO6_INGPIO7_INGPIO0_OUTGPIO1_OUTGPIO2_OUTGPIO3_OUTGPIO4_OUTGPIO5_OUTGPIO6_OUTGPIO7_OUTGPIO0_OENGPIO1_OENGPIO2_OENGPIO3_OENGPIO4_OENGPIO5_OENUSE_NIC_CLKCLK156_OUT_ENGPIO8_PWRUP_VALUEGPIO9_PWRUP_VALUEGPIO10_PWRUP_VALUEGPIO11_PWRUP_VALUEGPIO12_PWRUP_VALUEGPIO13_PWRUP_VALUEGPIO14_PWRUP_VALUEGPIO15_PWRUP_VALUEGPIO8_INGPIO9_INGPIO10_INGPIO11_INGPIO12_INGPIO13_INGPIO14_INGPIO15_INGPIO8_OUTGPIO9_OUTGPIO10_OUTGPIO11_OUTGPIO12_OUTGPIO13_OUTGPIO14_OUTGPIO15_OUTGPIO8_OENGPIO9_OENGPIO10_OENGPIO11_OENGPIO12_OENGPIO13_OENGPIO14_OENGPIO15_OENGPIO_PWRUP_VALUE2GPIO_IN2GPIO_OUT2GPIO_PWRUP_VALUE3GPIO_IN3GPIO_OUT3SWRSTEXT_PHY_RST_DURINT_RST_DURRST_CSRST_SFRST_TXRST_RXRST_SRRST_EVRST_EMRST_XGTXRST_XGRXRST_PCIE_CORERST_PCIE_NSTKYRST_PCIE_STKYRST_BIURST_PCIXRST_PCIE_SDRST_XAUI_SDRST_EXT_PHYHOT_RST_CTLCS_RST_CTLEE_RST_CTLSR_RST_CTLEV_RST_CTLEM_RST_CTLXGTX_RST_CTLXGRX_RST_CTLPCIE_CORE_RST_CTLPCIE_NSTKY_RST_CTLPCIE_STKY_RST_CTLBIU_RST_CTLPCIX_RST_CTLPCIE_SD_RST_CTLXAUI_SD_RST_CTLEXT_PHY_RST_CTLFLS_EVQ_IDMEM_PERR_VECMBIST_ERRMBIST_CORRCS_DEBUG_ENCS_PORT_NUMALTERA_BUILD_VERCSR_SPARE_BITSMEM_PERR_EN_TX_DATAMEM_PERR_ENPCIE_LODRVPCIE_HIDRVPCIE_RXEQCTL_LPCIE_RXEQCTL_HPCIE_TXTERMADJ_LPCIE_TXTERMADJ_HPCIE_RXTERMADJ_LPCIE_RXTERMADJ_HPCIE_PARLPBKPCIE_LPBKPCIE_LPBKWDRV_LPCIE_LPBKWDRV_HPCIE_PARRESET_LPCIE_PARRESET_HPCIE_HIVMODE_LPCIE_HIVMODE_HPCIE_OFFSETEN_LPCIE_OFFSETEN_HPCIE_OFFSETPCIE_TESTSIG_LPCIE_TESTSIG_HPCIE_DEQ0PCIE_DEQ1PCIE_DEQ2PCIE_DEQ3PCIE_DEQ4PCIE_DEQ5PCIE_DEQ6PCIE_DEQ7PCIE_DTX0PCIE_DTX1PCIE_DTX2PCIE_DTX3PCIE_DTX4PCIE_DTX5PCIE_DTX6PCIE_DTX7PCIE_PRBSSELPCIE_PRBSERRACK_LPCIE_PRBSERRACK_HPCIE_PRBSSYNC_LPCIE_PRBSSYNC_HPCIE_CTCDISABLE_LPCIE_CTCDISABLE_HPCIE_FASTINIT_LPCIE_FASTINIT_HPCIE_PRBSERRH0PCIE_PRBSERRPCIE_PRBSERRCOUNT0_LPCIE_PRBSERRCOUNT0_HEVQ_FIFO_NOTAF_THEVQ_FIFO_AF_THEVQ_OWNERR_CTLRX_EVQ_WAKEUP_MASKEVQ_ERR_REQ_CNTEVQ_CSR_REQ_CNTEVQ_EM_REQ_CNTEVQ_RX_REQ_CNTEVQ_TX_REQ_CNTEVQ_CNT_TOBIUEVQ_CNT_PRE_FIFOEVQ_TM_REQ_CNTEVQ_INIT_REQ_CNTEVQ_WET_REQ_CNTEVQ_WU_REQ_CNTEVQ_RDY_CNTEVQ_CLR_REQ_CNTEVQ_UPD_REQ_CNTBUF_TBL_MODESRM_RX_DC_BASE_ADRSRM_CLK_TMP_ENSRM_TX_DC_BASE_ADRSRM_BANK_SIZESRM_NUM_BANKSRM_INIT_ENSRM_OOB_BUF_INTENSRM_OOB_ADR_INTENSRM_UPD_EVQ_IDFORCE_SRAM_SINGLE_ERRFORCE_SRAM_PERRFORCE_SRAM_DOUBLE_ERRSEC_INTBYPASS_ECCRX_XOFF_MAC_ENRX_XOFF_MAC_THRX_XON_MAC_THRX_USR_BUF_SIZERX_XOFF_TX_THRX_XON_TX_THRX_OWNERR_CTLRX_PCI_BURST_SIZERX_RDW_PATCH_ENRX_DESC_PUSH_ENRX_HASH_INSRT_HDRRX_HASH_ALGRX_IP_HASHRX_INGR_ENRX_TCP_SUPRX_PRE_RFF_IPGRX_HDR_SPLIT_HDR_BUF_SIZERX_HDR_SPLIT_PLD_BUF_SIZERX_HDR_SPLIT_ENRX_MIN_KBUF_SIZETCP_FULL_SRCH_LIMITTCP_WILD_SRCH_LIMITUDP_WILD_SRCH_LIMITNUM_KERUDP_FULL_SRCH_LIMITSCATTER_ENBL_NO_MATCH_QUNICAST_NOMATCH_IP_OVERRIDEUNICAST_NOMATCH_RSS_ENABLEDUNICAST_NOMATCH_Q_IDMULTICAST_NOMATCH_IP_OVERRIDEMULTICAST_NOMATCH_RSS_ENABLEDMULTICAST_NOMATCH_Q_IDRX_VLAN_MATCH_ETHERTYPERX_FILTER_ALL_VLAN_ETHERTYPESETHERNET_FULL_SEARCH_LIMITRX_DC_SIZERX_MAX_PFRX_DC_PF_LWMRX_DC_PF_HWMRX_RSS_TKEY_LORX_RSS_TKEY_HIRX_MAX_LU_LATRX_MAX_PF_LATRX_SELF_RST_ENRX_NODESC_WAIT_DISRX_SW_RST_REGRX_ISCSI_DISRX_RSS_IPV6_TKEY_LORX_RSS_IPV6_TKEY_MIDRX_RSS_IPV6_TKEY_HIRX_RSS_IPV6_TCP_SUPPRESSRX_RSS_IPV6_IP_THASH_ENABLERX_RSS_IPV6_THASH_ENABLETX_DC_SIZETX_Q_CHKSM_DIS_0_31TX_Q_CHKSM_DIS_32_63TX_Q_CHKSM_DIS_64_95TX_Q_CHKSM_DIS_96_127TX_IP_ID_REP_ENTX_NON_IP_DROP_DISTX_OWNERR_CTLTX_P1_PRI_ENTX_NO_EOP_DISC_ENTX_IP_ID_P0_OFSTX_FILTER_EN_BITTX_VLAN_MATCH_ETHERTYPE_RANGETX_FILTER_TEST_MODE_BITTX_CONT_LOOKUP_THRESH_RANGETX_MAX_PREFTX_MAX_CPLTX_IP_DISTX_FLUSH_MIN_LEN_ENTX_TCP_DISTX_DMA_SPACERTX_DMA_FF_THRTX_DIS_NON_IP_EVTX_ONE_PKT_PER_QTX_PREF_THRESHOLDTX_ONLY1TAGTX_PREF_WD_TMRTX_PREF_SPACERTX_XP_TIMERTX_RX_SPACER_ENTX_PS_EVT_DISTX_SOFT_EVT_ENTX_DROP_ABORT_ENTX_RX_SPACERTX_DMAQ_STTX_DMAR_ST_P0TX_D_FF_FULL_P0TX_PUSH_CHK_DISTX_PUSH_ENTX_RD_COMP_TMRTX_PREF_AGE_CNTTX_EVT_CNTTX_PACE_BIN_THTX_PACE_FB_BASETX_PACE_SB_AFTX_PACE_SB_NOT_AFTX_VLAN0TX_VLAN0_PORT0_ENTX_VLAN0_PORT1_ENTX_VLAN1TX_VLAN1_PORT0_ENTX_VLAN1_PORT1_ENTX_VLAN2TX_VLAN2_PORT0_ENTX_VLAN2_PORT1_ENTX_VLAN3TX_VLAN3_PORT0_ENTX_VLAN3_PORT1_ENTX_VLAN4TX_VLAN4_PORT0_ENTX_VLAN4_PORT1_ENTX_VLAN5TX_VLAN5_PORT0_ENTX_VLAN5_PORT1_ENTX_VLAN6TX_VLAN6_PORT0_ENTX_VLAN6_PORT1_ENTX_VLAN7TX_VLAN7_PORT0_ENTX_VLAN7_PORT1_ENTX_VLAN_ENTX_IPFIL0_PORT_ENTX_IPFIL1_PORT_ENTX_IPFIL2_PORT_ENTX_IPFIL3_PORT_ENTX_IPFIL4_PORT_ENTX_IPFIL5_PORT_ENTX_IPFIL6_PORT_ENTX_IPFIL7_PORT_ENTX_IPFIL8_PORT_ENTX_IPFIL9_PORT_ENTX_IPFIL10_PORT_ENTX_IPFIL11_PORT_ENTX_IPFIL12_PORT_ENTX_IPFIL13_PORT_ENTX_IPFIL14_PORT_ENTX_IPFIL15_PORT_ENTX_IPFIL16_PORT_ENTX_IPFIL17_PORT_ENTX_IPFIL18_PORT_ENTX_IPFIL19_PORT_ENTX_IPFIL20_PORT_ENTX_IPFIL21_PORT_ENTX_IPFIL22_PORT_ENTX_IPFIL23_PORT_ENTX_IPFIL24_PORT_ENTX_IPFIL25_PORT_ENTX_IPFIL26_PORT_ENTX_IPFIL27_PORT_ENTX_IPFIL28_PORT_ENTX_IPFIL29_PORT_ENTX_IPFIL30_PORT_ENTX_IPFIL31_PORT_ENTX_MADR0_FIL_ENMD_WRCMD_RDCMD_RICMD_PRSPMD_GCMD_INT_CLRMD_PLMD_PTMD_ADDR_CMDMD_WR_EN_CMDMD_RD_EN_CMDMD_DEV_ADRMD_PRT_ADRMAC_STAT_DMA_ADRMAC_STAT_DMA_CMDMAC_SPEEDMAC_LINK_STATUSMAC_UC_PROMMAC_BCAD_ACPTMAC_XG_DISTXCRCTXFIFO_DRAIN_ENMAC_XOFF_VALXG_PHY_INT_MASKXFP_PHY_INT_MASKXG_PHY_INT_POL_SELXFP_PHY_INT_POL_SELMAC_MCAST_HASH0MAC_MCAST_HASH1GM_TX_ENGM_SYNC_TXENGM_RX_ENGM_SYNC_RXENGM_TX_FC_ENGM_RX_FC_ENGM_LOOPGM_RST_TX_FUNCGM_RST_RX_FUNCGM_RST_TX_MAC_CTLGM_RST_RX_MAC_CTLGM_SIM_RSTGM_SW_RSTGM_FDGM_CRC_ENGM_PAD_CRC_ENGM_LEN_CHKGM_HUGE_FRM_ENGM_IF_MODEGM_PAMBL_LENGM_ADR_B3GM_ADR_B2GM_ADR_B1GM_ADR_B0GM_ADR_B5GM_ADR_B4GMF_HSTRSTWTGMF_HSTRSTSRGMF_HSTRSTFRGMF_HSTRSTSTGMF_HSTRSTFTGMF_WTMENREQGMF_SRFENREQGMF_FRFENREQGMF_STFENREQGMF_FTFENREQGMF_WTMENRPLYGMF_SRFENRPLYGMF_FRFENRPLYGMF_STFENRPLYGMF_FTFENRPLYGMF_CFGXOFFRTXGMF_CFGFRTHGMF_CFGLWMGMF_CFGHWMGMF_CFGFTTHGMF_CFGHWMFTGMF_HSTFLTRFRMGMF_HSTFLTRFRMDCGMF_HSTDRPLT64GMF_CFGBYTMODEGMF_HSTSRFULLCLRGMF_SRFULLGMF_CFGHDPLXTX_MAC_QID_SELTX_DROP_CTR_CLRTX_SRC_FLTR_ENTX_SRC_DROP_CTRXM_CORE_RSTXM_INTCLR_MODEXM_WAN_MODEXM_RX_JUMBO_MODEXM_TX_STAT_ENXM_RX_STAT_ENXM_DEBUG_MODEXM_RMTFLT_GENXM_TX_RSTXM_TXENXM_TX_PRMBLXM_AUTO_PADXM_EDRCXM_TXCRCXM_FCNTLXM_IPGXM_TX_PROGXM_RX_RSTXM_RXENXM_RX_PRMBLXM_RXCRCXM_AUTO_DEPADXM_ACPT_ALL_UCASTXM_ACPT_ALL_MCASTXM_REJ_BCASTXM_PASS_PRMBLE_ERRXM_PASS_CRC_ERRXM_PASS_LENERRXM_MSK_LCLFLTXM_MSK_RMTFLTXM_MSK_PRMBLE_ERRXM_MSK_STAT_CNTR_OFXM_MSK_STAT_CNTR_HFXM_MSK_STA_INTRXM_DIS_FCNTLXM_XMIT_PAUSEXM_ZPAUSEXM_REJ_CNTL_MCASTXM_REJ_CNTL_UCASTXM_MCNTL_PASSXM_TX_MAC_STATXM_RX_MAC_STATXM_RX_PAUSE_CNTXM_TX_PAUSE_CNTXM_PAD_CHARXM_MAX_TX_FRM_SIZE_LOXM_MAX_TX_FRM_SIZE_HIXM_TX_JUMBO_MODEXM_MAX_RX_FRM_SIZE_LOXM_MAX_RX_FRM_SIZE_HIXX_RST_XX_ENXX_RSTXGXSTX_ENXX_RSTXGXSRX_ENXX_RESETA_ENXX_RESETB_ENXX_RESETC_ENXX_RESETD_ENXX_RSTPLLAB_ENXX_RSTPLLCD_ENXX_PWRDNA_ENXX_PWRDNB_ENXX_PWRDNC_ENXX_PWRDND_ENXX_SD_RST_ACTXX_RSTXGXSTX_SIGXX_RSTXGXSRX_SIGXX_RESETA_SIGXX_RESETB_SIGXX_RESETC_SIGXX_RESETD_SIGXX_RSTPLLAB_SIGXX_RSTPLLCD_SIGXX_SIM_MODEXX_PWRDNA_SIGXX_PWRDNB_SIGXX_PWRDNC_SIGXX_PWRDND_SIGXX_LPBKAXX_LPBKBXX_LPBKCXX_LPBKDXX_LODRVAXX_HIDRVAXX_LODRVBXX_HIDRVBXX_LODRVCXX_HIDRVCXX_LODRVDXX_HIDRVDXX_TERMADJ0XX_TERMADJ1XX_DTXAXX_DTXBXX_DTXCXX_DTXDXX_DEQAXX_DEQBXX_DEQCXX_DEQDTX_IP_SRC_ADR_0TX_IPFIL_MASK_0TX_IP_SRC_ADR_1TX_IPFIL_MASK_1TX_SRC_MAC_ADR_0TX_SRC_MAC_ADR_1JUMBOLABELOWNERBUF_BASESW_WPTRDC_HW_RPTRPREF_ACTHDIGDDIGRX_RESETHDR_SPLITFLUSH!TCP_CHKSM!IP_CHKSM!NON_IP_DROPIP_FILTETH_FILTQ_MASK_WIDTHEVQ_BUF_BASE_IDEVQ_SIZEEVQ_ENEVQ_NXT_WPTREVQ_DOS_PROTECT_ENEVQ_WKUP_OR_INT_ENEVQ_RPTR_IGNBUF_OWNER_ID_FBUFBUF_ADR_FBUFBUF_ADR_REGIONIP_DAT_BUF_SIZEBUF_FULL_UNUSEDRMFT_VLAN_IDRMFT_DEST_MACRMFT_WILDCARD_MATCHRMFT_RXQ_IDRMFT_IP_OVERRIDERMFT_SCATTER_ENRMFT_RSS_ENTIMER_MODERELOAD_TIMER_VALHOST_NOTIFY_MODEINT_PENDINT_ARMDTIMER_Q_ENIT_QUEUETMFT_VLAN_IDTMFT_SRC_MACTMFT_WILDCARD_MATCHTMFT_TXQ_IDMC_TREG_SMEM_ROWSRC_PORTSRC_IPDEST_PORTDEST_IPTCP_UDPC "CB`"CRB"CB"CB#CB #CB$CB$CB %CB@%CB%CB%CB&CB@'CB+CB.CB .C$B`.C-B.C:B.CDB.CTB@0CbB@1CtB 2C|B2CB3CBp3CB3CB3CB3CB4CB 4CwB4CB`6CB`7CB7CB7CB7CB 8CB08C*B@8CB8C;B8CmB8CHB:CTB;C\B<CdB=C!tB?C{B?CB?CB@CB@CB@CB@CB`ACBACBACBACBBCBCCB CCB`CCBCCBDCBDC!BDC*BDC3BEC<B`ECKBECUBEC_BECjB@FCtBFC~BGCBHCBHCBHCBICB ICBJCBKCB@LCBLCBLCBLCBLCBMC0BMC0BMC@BNCPBNCPBNC\B`OCBmB`OCGzBOCB@PC	B@PCBPCBPCBPCBQCB@QC'B`QC BB B@	B`B$B0B=BNB^BkByBBBB BBBBBBBBBB B
B(B&B&BB1Bˀ>B̀NB\\BjBvBBBBBBBBB	BB/BBBRBeBsB B@B`BBBBBBBB&B4B @B8QB^BЇmB`BBBBBBBBBBBBBB+B=BOBaBsBBBBBBBBBBBBBBBB#B-B7BABKBUB_BiBsB}BBBBBBBBBB-B6B?BIBSB]BgBqB{BBBBBBBBBBBBBBBB'B@9BHBBPLB`^BhgBpqBwBBBBBBBBBBBBBBB	BBB*B6B(BBMB{BBXBcBnByBBBBBBBBBBBB+B5BB5@BLB(XBiBxBHBB@BBBBBBBBB B('B7BGBWBgBvBBBB8BBBBBBBBBBB )B$3B(=B,GB0QB4[B8eB<oB|BBBBBBBBB B( B05B4JB\BkBzBzBBBB(B<BPBdBBCC()C<8CPDCTTChdCqCCCCCCCCCCC&C<CDCOC^C^CmCmC{CC{CCCCCCCCCCCCCCCCC%C14CNChCǀxCHCCCCC CCC1C+FCdCC9CECՀCVQC^CCCCC (C@ 7CECSCbCuCCCCCCCC€C&C:C OC@dC`zCCCCCCCC0RC(RCAPRCIxRCQRCYRCaRCi	C!Cr=CICTC^CrC}CCCCCCCC,CCC!C0CAC@NC΀YCрgCՀwC؀CـCCwCCCC	CCCC(C1CCCUC ^CpCC0CCC@CCCPCC		C`	C$	C6	Cp?	CQ	Cc	Cn	C	C	C	C	C	C	C	C	C
C"
C5
CH
C[
Cn
C
C
C
C
C
C
C
CCC,C?CRCeCxCCCCCtB{BCCCCCCCCCC'CB4C?CJC[ClCvCCCCCCCCC
C
C%
C5
C>
CK
CT
Ca
Cm
Cy
C
C
C
C
C
C
C
C
C
C
CCCCB(C2C<CFCPCZCdCqC~CCCCCCCCCCCCC,C;CGCRC]CiCvCCCCCCCCCCCKBUBC'C6CBCSCaCoC}CCCCCCCCCCCCCCCC(C:CGCZCjCyCCCCCCCCCCC(C6CECBTCdCtCCCCCCCCCC#C0C=CJCYChCuCCCCCCCCCCCC$C0C>CLCZChCqCzCCCCCCCCCCCCCCCCCC$C,C4CDC TC@dC`tCC@CCCCCC
BC$C8CDCPCրC׀C؀CـCڀCCCCC
BC$C8CDCPCրC׀C؀CCCC܀C݀#C^0C@CICPC]CpCCCCC0CCCCC
C=Cɀ*Cʀ:CˀXCXCFCFCQCbCsC|CCTBCCCCC=CCCC0C@C`C/C?CETHERNET_WILDCARD_SEARCH_LIMITTX_FILTER_ALL_VLAN_ETHERTYPES_BITTX_TCPIP_FILTER_FULL_SEARCH_RANGETX_TCPIP_FILTER_WILD_SEARCH_RANGETX_UDPIP_FILTER_FULL_SEARCH_RANGETX_UDPIP_FILTER_WILD_SEARCH_RANGETX_ETH_FILTER_FULL_SEARCH_RANGETX_ETH_FILTER_WILD_SEARCH_RANGEST GMAC Registers
Reg%d  0x%08X
DMA Registers
ST MAC 10/100 Registers
control reg  0x%08X
addr HI 0x%08X
addr LO 0x%08X
multicast hash HI 0x%08X
multicast hash LO 0x%08X
MII addr 0x%08X
MII data %08X
flow control 0x%08X
VLAN1 tag 0x%08X
VLAN2 tag 0x%08X
mac wakeup frame 0x%08X
mac wakeup crtl 0x%08X
CSR%d  0x%08X
DMA cur tx buf addr 0x%08X
DMA cur rx buf addr 0x%08X
rmgr: Location out of range
Added rule with ID %d
Filter: %d
	Rule Type: TCP over IPv4
	Rule Type: UDP over IPv4
	Rule Type: SCTP over IPv4
	SPI: %d mask: 0x%x
	Rule Type: Raw IPv4
	Unknown Flow type: %d
	Action: Drop
IPv6 flows not implemented
rxclass: Unknown flow type
Total %d rules

ip4Invalid %s value[%s]
%s-maskInvalid %s mask[%s]
Add rule, invalid syntax
src-ipdst-iptossrc-portdst-portactionlocvlan-etypeuser-defspil4protol4datasrcdstrmgr: Cannot delete RX class rulerxclass: Cannot get RX class rule countrmgr: Cannot allocate memory for RX class rule locationsrmgr: Cannot get RX class rulesrmgr: Invalid RX class rules table sizermgr: Cannot allocate memory for RX class rulesrmgr: Cannot find appropriate slot to insert rule
rmgr: Cannot insert RX class rule	Src IP addr: %s mask: %s
	Dest IP addr: %s mask: %s
	TOS: 0x%x mask: 0x%x
	Src port: %d mask: 0x%x
	Dest port: %d mask: 0x%x
	Rule Type: IPSEC AH over IPv4
	Rule Type: IPSEC ESP over IPv4
	Protocol: %d mask: 0x%x
	L4 bytes: 0x%x mask: 0x%x
	Flow Type: Raw Ethernet
	Src MAC addr: %02X:%02X:%02X:%02X:%02X:%02X mask: %02X:%02X:%02X:%02X:%02X:%02X
	Dest MAC addr: %02X:%02X:%02X:%02X:%02X:%02X mask: %02X:%02X:%02X:%02X:%02X:%02X
	Ethertype: 0x%X mask: 0x%X
	VLAN EtherType: 0x%x mask: 0x%x
	VLAN: 0x%x mask: 0x%x
	User-defined: 0x%llx mask: 0x%llx
	Action: Direct to queue %llu
rxclass: Cannot get RX class rulerxclass: Cannot allocate memory for RX class rule locationsrxclass: Cannot get RX class rulesAdd rule, unrecognized option[%s]
sAvAvAvAsAsAsAsAsALvALvAsAsAuAsAsAsAsAtA|AAkAAՀAA9AAjAAF~AA;AAʃAATAAڂAbA)A<|A
VC	LVC	PVC@XVCT%VC V.VC5VC9VC@ABDVCD
VC	LVC	PVC@XMVC0T.VC5VC9VC@ABDVCD
VC	LVC	PVC@XQVCZYVC0TMVC0TVCT%VC V.VC5VC9VC@ABDVCD`VC

RdVC
LSVCX.VC5VC9VC@ABDVCD	%-20s: 	Identifier          : 0x%02x (GBIC)
 (SFP)
 (reserved or unknown)
	Extended identifier : 0x%02x (unknown)
	Connector           : 0x%02x (unknown or unspecified)
 (SC)
 (BNC/TNC)
 (FibreJack)
 (MT-RJ)
 (MU)
 (SG)
 (Optical pigtail)
 (MPO Parallel Optic)
 (HSSDC II)
 (Copper pigtail)
 (RJ45)
%s 10G Ethernet: 10G Base-LR
%s 10G Ethernet: 10G Base-SR
%s Infiniband: 1X SX
%s Infiniband: 1X LX
%s SONET: OC-48, long reach
%s SONET: OC-48, short reach
%s SONET: OC-12, short reach
%s SONET: OC-3, short reach
%s Ethernet: BASE-PX
%s Ethernet: BASE-BX10
%s Ethernet: 100BASE-FX
%s Ethernet: 100BASE-LX/LX10
%s Ethernet: 1000BASE-T
%s Ethernet: 1000BASE-CX
%s Ethernet: 1000BASE-LX
%s Ethernet: 1000BASE-SX
%s FC: short distance (S)
%s FC: long distance (L)
%s FC: medium distance (M)
%s FC: Longwave laser (LC)
%s FC: Longwave laser (LL)
%s FC: Copper Active
%s FC: Copper Passive
%s FC: Copper FC-BaseT
%s FC: Twin Axial Pair (TW)
%s FC: Twisted Pair (TP)
%s FC: Miniature Coax (MI)
%s FC: Video Coax (TV)
%s FC: Multimode, 50um (M5)
%s FC: Single Mode (SM)
%s FC: 1200 MBytes/sec
%s FC: 800 MBytes/sec
%s FC: 400 MBytes/sec
%s FC: 200 MBytes/sec
%s FC: 100 MBytes/sec
	Encoding            : 0x%02x (unspecified)
 (8B/10B)
 (4B/5B)
 (NRZ)
 (Manchester)
 (SONET Scrambled)
 (64B/66B)
	%-20s: %u%s
MBdBR, Nominal	Rate identifier     : 0x%02xkmLength (SMF,km)Length (SMF)Length (50um)Length (62.5um)Length (Copper)Length (OM3)	Passive Cu cmplnce. : 0x%02x (unspecified) (SFF-8431 appendix E) (unknown) [SFF-8472 rev10.4 only]
	Active Cu cmplnce.  : 0x%02x (SFF-8431 limiting)	Laser wavelength    : %unm
Vendor nameVendor PNVendor rev	                    :  => (no module present, unknown, or unspecified)
 (module soldered to motherboard)
 (GBIC not specified / not MOD_DEF compliant)
 (GBIC/SFP defined by 2-wire interface ID)
 (GBIC compliant with MOD_DEF %u)
 (Fibre Channel Style 1 copper)
 (Fibre Channel Style 2 copper)
 (Fibre Channel coaxial headers)
	Transceiver codes   : 0x%02x 0x%02x 0x%02x0x%02x 0x%02x 0x%02x 0x%02x 0x%02x
%s 10G Ethernet: 10G Base-ER [SFF-8472 rev10.4 only]
%s 10G Ethernet: 10G Base-LRM
%s Infiniband: 1X Copper Active
%s Infiniband: 1X Copper Passive
%s ESCON: ESCON MMF, 1310nm LED
%s ESCON: ESCON SMF, 1310nm Laser
%s SONET: OC-192, short reach
%s SONET: SONET reach specifier bit 1
%s SONET: SONET reach specifier bit 2
%s SONET: OC-48, intermediate reach
%s SONET: OC-12, single mode, long reach
%s SONET: OC-12, single mode, inter. reach
%s SONET: OC-3, single mode, long reach
%s SONET: OC-3, single mode, inter. reach
%s FC: very long distance (V)
%s FC: intermediate distance (I)
%s FC: Shortwave laser, linear Rx (SA)
%s FC: Electrical inter-enclosure (EL)
%s FC: Electrical intra-enclosure (EL)
%s FC: Shortwave laser w/o OFC (SN)
%s FC: Shortwave laser with OFC (SL)
%s FC: Multimode, 62.5um (M6)
 (4/2/1G Rate_Select & AS0/AS1)
 (8/4/2G Rx Rate_Select only)
 (8/4/2G Independent Rx & Tx Rate_Select)
 (8/4/2G Tx Rate_Select only)
	Vendor OUI          : %02x:%02x:%02x
AAyAcAMA7A!AAAߋAɋAAA;A;A;A;A;A;A;A;A;A;A;A;A;A;A;A;A;A;A;AAqA[A
AAAˌA#AAAAwAaAKAύAfC;sp xp  8pPP 0`xбH кXP 	 P	pp		P	 
P


 
00@ `0@@@
0

 `  `Pp`HP"8@#X`6<EP``dhkl ЏpXP 8h@ p @ ` @0hpH@` Hp`08`0	@
P `p((zRx#D^44{BED A(D0d(A ABBdl]BEE B(A0A8FP
8A0A(B BBBDw
8F0A(B BBBJ,AMK 
CAG<BGJ D(I0q(A OBB4D0BNA A(D0(C ABB|أPLBDD D(F0
(A ABBIW(K ABB$AGK
AAL$ BBB H(A0C8J`
8A0A(B BBBFtШ&D,fAIDPP
AAA(+@4HAG@
ADS
AD~
AI,$LMQ
DLTBNB B(A0A8DT
8A0A(B BBBH|0{BBB B(A0A8GP
8A0A(B BBBBN
8F0A(B BBBCB
8F0A(B BBBA,$0AGPX
AGx
AA$TMN@{
J4|BAA 
AEDSAE$p:MQ
A<BBA D(Gk
(A ABBG4(BAA GP
 AABE$TMS0r
F,|(MX@6
EȼLD0c
IV
A$KAG 
AGL BBE E(A0A8D`
8A0A(B BBBD4D`AAG X
AAEN
FAC,|ؿAGPX
AGx
AA,AJ
AEX
AALAAG`^
CAEd
FAEN
FAKT
CAA,DD0	BBB A(A0G<
0A(A BBBELBBB B(A0A8D:
8A0A(B BBBFnMI0W$kML
F4$P5BAA J
 AABH,\XbAG y
AFS
AAdgBBB B(D0F8GPp
8A0A(B BBBE
8F0A(B BBBA$MN@`
A,	lAG0k
ADV
AALL	HbBBB B(A0A8J
8A0A(B BBBEL	h{BBB B(D0D8Gp
8A0A(B BBBAD	BKA G_
 AABHA
 FABA<4
  AKG
AAG
FAIDt
ASD@
FABS
AAKJ
FAAT
#BHD G~
 FABD]
 AABGQ FAB,`AIG
AAF4DBFD G"
 AABG,|M`
CdBBB B(A0A8Dp
8A0A(B BBBE|
8C0A(B BBBADBHD G<
 AABKA
 FABFD\X:BHD G

 AABGA
 FABFDPBHD G
 AABIA
 FABFL(BBB B(A0C8G
8A0A(B BBBDT<

EBOH G(D0MP
0C(A BBBGb0C(A BBB
iA@
OFL
BBB B(A0A8G	
8C0A(B BBBJ$$-gr
G$,*		M[z
FdT3BGB B(A0A8DJ
8A0A(B BBBI=
8C0A(B BBBG,MAKM CA<xQBLA C(K
(C ABBJ4,UCAIDPJ
AAFCAdXL|hY5#BGE B(A0A8D`"
8A0A(B BBBA,X|BDE 
ABD|2L }
"BIB B(A0D8P
8C0A(B BBBJLdBHI B(A0E8O@	
8C0A(B BBBF$@]NpL(BGB B(D0A8K]
8A0A(B BBBD,,xBDA 
ABH4\BIA I(D@(C ABB,BHI x
ABR40oBRD s
ARLAAB,h&AHL <
FAP,,hANL d
KAM\HA{|H	AD8ACG )
FAMe
AAQDIA48AML 
FAGeAA4MADG 
FARD
IAR$T[AKP lKA|A$NASF qAA,BHD 
ADF A,aBKA 
ADB,DjBSE JAD,tPAHS bCA?Dz4BGA D(D0(A ABBLPBGB B(A0A8D`C
8A0A(B BBBH,D BXD AD,t&BOA AD$MN@P
E$HMNPe
HODj
BqGJ
G,4PADJi
AAF,dM^
G$P.MZ
A$XbAV
FL,AII
AAG<BDA A(GP
(A ABBA$TP|MI0H
BL|
BBB B(A0A8D
8A0A(B BBBA4zBDI I(I0B(K ABB,0AN0t
AD'
FS4$LQ_@X(@
Ao`@@@
c 
@	@`	o`	@oo@(cV@f@v@@@@@@@@@@@&@6@F@V@f@v@@@@@@@@@@@&@6@F@V@f@v@@@@@@@@@oB@xB`BpBpBxB|BtBxB@t϶BtڶBtBBBBB!B2B0BB8SB4_B0lB8ethtool.debugs.shstrtab.interp.note.ABI-tag.note.gnu.build-id.gnu.hash.dynsym.dynstr.gnu.version.gnu.version_r.rela.dyn.rela.plt.init.text.fini.rodata.eh_frame_hdr.eh_frame.ctors.dtors.jcr.dynamic.got.got.plt.data.bss.gnu_debuglink@@ !<@<$4o`@`0>@F@No@`[o`	@`	`j	@	`t 
@ 
~(@(y@@@@AA nCn(rC(rtcc c (c(ccp@c@ cД Д